FOR THE EASTI	TES DISTRICTO OF TEXAS 5: 56 U. C. DISTRICT COURT EASTERN DISTRICT OF TEXAS OF TEXAS OF TEXAS OF TEXAS
TEXAS INSTRUMENTS INCORPORATED Plaintiff, v.	CIVIL ACTION NO. 2. CASTERV DISTRICT OF TEXAS PASTERN DISTRICT MAY 9 2003 DAVID MARAND, CLERK By Deputy CIVIL ACTION NO. 3:03CY 21 61
INTERGRAPH CORPORATION, and Z/I IMAGING CORPORATION Defendants,	JURY TRIAL DEMANDED)))

COMPLAINT AND JURY DEMAND

Plaintiff Texas Instruments Incorporated, by and through the undersigned attorneys, hereby files this Complaint against Defendants Intergraph Corporation and Z/I Imaging Corporation requesting damages and injunctive relief upon personal knowledge as to its own acts and circumstances and upon information and belief as to the acts and circumstances of others as follows:

THE PARTIES

- 1. Plaintiff Texas Instruments Incorporated ("TI") is a corporation incorporated under the laws of the State of Delaware and has its principal place of business at 12500 TI Boulevard, Dallas, Texas 75243-4136.
- 2. Defendant Intergraph Corporation is a corporation incorporated under the laws of the State of Delaware and has its principal place of business in Huntsville, Alabama.

3. Defendant Z/I Imaging Corporation is a corporation incorporated under the laws of the State of Delaware and has its principal place of business in Huntsville, Alabama. Z/I Imaging Corporation is a wholly owned subsidiary of Intergraph Corporation.

JURISDICTION AND VENUE

- 4. This action arises under the Patent Laws of the United States, 35 U.S.C. § 101 *et seq.* and is being brought to redress the infringement of United States Patent Nos. 5,862,394 ("the '394 patent"), 6,173,409 B1 ("the '409 patent"), and 6,397,340 B2 ("the '340 patent"), all of which are owned by TI. Copies of the '394, '409, and '340 patents are attached hereto as Exhibits 1, 2, and 3, respectively. Accordingly, subject matter jurisdiction over this Complaint is conferred upon this Court pursuant to 28 U.S.C. §§ 1331 and 1338.
- 5. Defendants Intergraph Corporation and Z/I Imaging Corporation (collectively referred to herein as "Intergraph") regularly conduct business in this district and have committed acts of infringement of the '394, '409, and '340 patents within this judicial district. Accordingly, this Court has personal jurisdiction over Intergraph, and venue is proper under 28 U.S.C. §§ 1391(b), (c) and 1400(b).

COUNT ONE

INFRINGEMENT OF U.S. PATENT NO. 5,862,394

- 6. TI incorporates and realleges all of the foregoing paragraphs as if fully set forth herein.
- 7. On March 21, 1996, LaVaughn F. Watts and William F. Jergens filed an application for a United States patent directed to an "Electronic Apparatus Having a Software Controlled Power Switch." On January 19, 1999, the United States Patent and Trademark Office duly and legally issued the Watts *et al.* application as the '394 patent.

- 8. TI is the owner of all right, title, and interest in and to the invention of the '394 patent by assignment.
- 9. Intergraph is directly infringing, contributing to the infringement of, or inducing others to infringe the '394 patent, by making, using, offering to sell, or selling, within this judicial district and elsewhere, products including the Intergraph Video Analyst System, Z/I ImageStation, LSTD-R Command and Display Console, TD-R 2030N Series NEMA Workstation, and TD-R 2030R Series Rack Mountable Workstation.
- 10. Intergraph has profited through infringement of the '394 patent. As a result of Intergraph's unlawful infringement of the '394 patent, TI has suffered, and will continue to suffer, grievous damage.
- 11. Intergraph's acts of infringement are made with full knowledge of TI's rights in the '394 patent. Such acts constitute willful infringement and make this case exceptional pursuant to 35 U.S.C. §§ 284 and 285 and entitle TI to enhanced damages and reasonable attorneys' fees.
- 12. Intergraph will continue its unlawful infringing activity unless enjoined by this Court.

COUNT TWO

INFRINGEMENT OF U.S. PATENT NO. 6,173,409 B1

- 13. TI incorporates and realleges all of the foregoing paragraphs as if fully set forth herein.
- 14. On September 8, 1999, LaVaughn F. Watts, Jr. and Steven J. Wallace filed a continuation application for a United States patent directed to a "Real-Time Power Conservation"

for Electronic Device Having a Processor." On January 9, 2001, the United States Patent and Trademark Office duly and legally issued the Watts, Jr. *et al.* application as the '409 patent.

- 15. TI is the owner of all right, title, and interest in and to the invention of the '409 patent by assignment.
- 16. Intergraph is directly infringing, contributing to the infringement of, or inducing others to infringe the '409 patent, by making, using, offering to sell, or selling, within this judicial district and elsewhere, products including the Intergraph Video Analyst System, Z/I ImageStation, LSTD-R Command and Display Console, TD-R 2030N Series NEMA Workstation, and TD-R 2030R Series Rack Mountable Workstation.
- 17. Intergraph has profited through infringement of the claims of the '409 patent. As a result of Intergraph's unlawful infringement of the '409 patent, TI has suffered, and will continue to suffer, grievous damage.
- 18. Intergraph's acts of infringement are made with full knowledge of TI's rights in the '409 patent. Such acts constitute willful infringement and make this case exceptional pursuant to 35 U.S.C. §§ 284 and 285 and entitle TI to enhanced damages and reasonable attorneys' fees.
- 19. Intergraph will continue its unlawful infringing activity unless enjoined by this Court.

COUNT THREE

INFRINGEMENT OF U.S. PATENT NO. 6,397,340 B2

20. TI incorporates and realleges all of the foregoing paragraphs as if fully set forth herein.

- 21. On January 9, 2001, LaVaughn F. Watts, Jr. and Steven J. Wallace filed a continuation application for a United States patent directed to a "Real-Time Power Conservation for Electronic Device Having a Processor." On May 28, 2002, the United States Patent and Trademark Office duly and legally issued the Watts, Jr. *et al.* application as the '340 patent.
- 22. TI is the owner of all right, title, and interest in and to the invention of the '340 patent by assignment.
- 23. Intergraph is directly infringing, contributing to the infringement of, or inducing others to infringe the '340 patent, by making, using, offering to sell, and selling, within this judicial district and elsewhere, products including the Intergraph Video Analyst System, Z/I ImageStation, LSTD-R Command and Display Console, TD-R 2030N Series NEMA Workstation, and TD-R 2030R Series Rack Mountable Workstation.
- 24. Intergraph has profited through infringement of the claims of the '340 patent. As a result of Intergraph's unlawful infringement of the '340 patent, TI has suffered, and will continue to suffer, grievous damage.
- 25. Intergraph's acts of infringement are made with full knowledge of TI's rights in the '340 patent. Such acts constitute willful infringement and make this case exceptional pursuant to 35 U.S.C. §§ 284 and 285 and entitle TI to enhanced damages and reasonable attorneys' fees.
- 26. Intergraph will continue its unlawful infringing activity unless enjoined by this Court.

JURY DEMAND

27. TI requests a trial by jury of all claims so triable.

PRAYER FOR RELIEF

WHEREFORE, TI prays that this Court enter judgment:

- 1. That Defendants have infringed U.S. Patent Nos. 5,862,394, 6,173,409 B1, and 6,397,340 B2;
- 2. That Defendants' infringement is willful;
- 3. That this is an exceptional case;
- 4. Permanently enjoining and restraining Defendants and their respective agents, servants, employees, affiliates, divisions, and subsidiaries, and those in association with them, from directly or indirectly infringing U.S. Patent Nos. 5,862,394, 6,173,409 B1, and 6,397,340 B2;
- 5. Awarding TI damages for Defendants' infringement including costs and pre- and post-judgment interest as allowed by law;
- 6. Awarding TI treble the amount of damages because of the willful nature of Defendants' conduct;
- 7. Awarding TI all costs and reasonable attorneys' fees, including interest; and
- 8. Granting TI such other and further relief as the Court may deem just and equitable.

Dated: May 9, 2003

Respectfully submitted,

FISH & RICHARDSON P.C.

By:

Thomas M. Melsheimer Texas Bar No. 13922550 Thomas B. Walsh, IV Texas Bar No. 00785173 Neil J. McNabnay Texas Bar No. 24002583 1717 Main Street, Suite 5000 Dallas, TX 75201 (214) 747-5070 (Telephone) (214) 747-2091 (Telecopy)

Carl Roth
Texas Bar No. 17312000
The Roth Law Firm
115 N. Wellington, suite 200
Marshall, TX 75670
(903) 935-1665 (Telephone)
(903) 935-1797 (Telecopy)

Glenn Perry
Texas Bar No. 15801500
Perry & Womack
P.O. Box 3266
Longview, TX 75606
(903) 757-9191 (Telephone)
(903) 758-3239 (Telecopy)

Of Counsel: Linda Kordziel FISH & RICHARDSON P.C. 1425 K Street, N.W., 11th Floor Washington, DC 20005 (202) 783-5070 (Telephone) (202) 783-2331 (Telecopy)

Counsel for Plaintiff
TEXAS INSTRUMENTS INCORPORATED

EXHIBIT 1

United States Patent [19]

Watts et al.

[11] Patent Number:

5,862,394

[45] Date of Patent:

Jan. 19, 1999

[54] ELECTRONIC APPARATUS HAVING A SOFTWARE CONTROLLED POWER SWITCH

- [75] Inventors: LaVaughn F. Watts, Temple; William F. Jergens, Belton, both of Tex.
- [73] Assignee: Texas Instruments Incorporated, Dallas, Tex.

[21] Appl. No.: 621,741

[56]

[22] Filed: Mar. 21, 1996

395/750.01; 364/707; 365/226; 323/271

References Cited

U.S. PATENT DOCUMENTS

4,365,290 4,598,383 4,847,616 5,167,024 5,287,525 5,450,003 5,504,910	7/1986 7/1989 11/1992 2/1994 9/1995 4/1996	Nelms et al. Leach Gotou et al. Smith et al. Lum et al. Cheon Wisor et al.	395/750 340/825 395/375 395/750 323/272 395/750
5,504,910 5,542,035 5,598,567	7/1996	Wisor et al	395/750

FOREIGN PATENT DOCUMENTS

0730217A1 9/1996 European Pat. Off. G06F 1/32 2295040 2/1995 United Kingdom G06F 1/30

OTHER PUBLICATIONS


"Method for Determining a Low Battery Condition," IBM Technical Bulletin, vol. 38, No. 6, Jun. 1, 1995 pp. 295–296.


Primary Examiner—Gopal C. Ray Attorney, Agent, or Firm—Ronald O. Neerings; James C. Kesterson; Richard L. Donaldson

[57] ABSTRACT


This is a system and method of intelligently terminating power to a computing device. The system may comprise: a processing device; a power source connected to the processing device; a switch connected to the power source; and a control system run by the processing device and connected to the power source and the switch. In addition, the system may include a deadman timer which provides a fail-safe operation. Further, the system may include a method and apparatus for executing an orderly shut down procedure for software and hardware. Moreover, the system could be tied to a thermal and/or power management system. Additionally, the system could initiate an orderly shut down of peripheral devices connected to the system serially or by parallel connections. Other devices, systems and methods are also described.


59 Claims, 119 Drawing Sheets







U.S. Patent Jan. 19, 1999 Sheet 2 of 119 5,862,394








U.S. Patent Jan. 19, 1999 Sheet 4 of 119 5,862,394




U.S. Patent Jan. 19, 1999 Sheet 5 of 119 5,862,394



Jan. 19, 1999

Sheet 6 of 119

5,862,394



1. ALL IC DEVICE TYPES ARE PREFIXED WITH SN74. NOTES : UNLESS OTHERWISE SPECIFIED :

THE FOLLOWING PREFIX'S ARE ALWAY'S USED: T IS EQUAL TO "LS"

THE FOLLOWING PREFIX'S ARE USED ONLY WHEN AT IS EQUAL TO "ALS" **~**;

INSUFFICIENT CHARACTERS ARE AVAILABLE: A IS EQUAL TO "ACT"
B IS EQUAL TO "BCT"
V IS EQUAL TO "AS"
W IS EQUAL TO "AT" OR "ALS"

IC PACKAGE TYPE IS INDICATED BY THE FOLLOWING SUFFIX'S: DUAL-IN-LINE, PLASTIC = "N" OR BLANK


三二二 八田田 PLASTIC [WIDE] CERAMIC CERAMIC [WIDE] CARRIER IN A S.M. SCKT CARRIER IN A PGA SCKT PLASTIC DUAL-IN-LINE, C DUAL-IN-LINE, DUAL-IN-LINE, HB HB

= X ≥ X = X CERAMIC [LIF SCKT] PACKAGE, CERAMIC [WIDE] CARRIER, CERAMIC CARRIER, CERAMIC PACKAGE, CERAMIC GRID ARRAY, PLASTIC GRID ARRAY, PLASTIC CERAMIC ARRAY, GRID ARRAY, GRID ARRAY HB 문 FLA FF


Jan. 19, 1999

Sheet 7 of 119

5,862,394



PENTIUM PINOUT TCP 320
BACKSIDE VIEW (TOP OF PWB)



Jan. 19, 1999

Sheet 9 of 119






FIG. 10C

Jan. 19, 1999

Sheet 10 of 119

FIG. 10D





U.S. Patent Jan. 19, 1999 Sheet 12 of 119 5,862,394




FIG. 10F

Jan. 19, 1999

Sheet 13 of 119





FIG. 11A

U.S. Patent Jan. 19, 1999 Sheet 14 of 119 5,862,394



Jan. 19, 1999

Sheet 15 of 119






FIG. 11C

U.S. Patent Jan. 19, 1999 Sheet 16 of 119 5,862,394





U.S. Patent 5,862,394 Jan. 19, 1999 Sheet 18 of 119 CAS<0:7>-RAS<0:3>-MA<0:11> MD<0:63> VCC3 VCC3 上C40 ↑10 C410 C411 C412 不.1 丁.1 `.1 TMS418160DC VCC3 MD0 D0 $D1\overline{3}$ MD1 VCC1 6 MD2 VCC2 D2 25 MD3 VCC3 D3 MAO 21 MD4 ΑO **D4** TO FIĞ. 12C 22 MA1 8 MD5 A1 **D5** MA2 23 9 MD6 A2 **D6** MA3 24 MD7 10 Α3 D7 27 MA4 41 MD8 Α4 D8 28 MA5 MD9 A5 D9 29 MA6 43 MD10 A6 D10 30 MA7 44 MD11 Α7 D11 MA8 31 MD12 46 **8**A D12 MA9 32 MD13 47 Α9 D13 35 CLCAS-CASO-MD14 48 D14 34 qucas-CAS1-MD15 49 D15 18 RAS-RASO-NC₁ 17 WE-15 × WEN-NC2 33 0E-16 × NC3 26 VSS1 NC4 45 VSS2 NC5 50

36 ×

40 ×

FIG. 12B

NC6


NC7

U41

VSS3


TO FIĞ. 12E

U.S. Patent Jan. 19, 1999 Sheet 19 of 119 5,862,394



Jan. 19, 1999

Sheet 20 of 119







FIG. 12D

U.S. Patent Jan. 19, 1999 Sheet 21 of 119




U.S. Patent

Jan. 19, 1999


Sheet 22 of 119

5,862,394



U.S. Patent Jan. 19, 1999 Sheet 23 of 119 5,862,394


FIG. 13A





U.S. Patent Jan. 19, 1999 Sheet 24 of 119

5,862,394

FIG. 13B








U.S. Patent Jan. 19, 1999 SI

Sheet 27 of 119



Jan. 19, 1999

Sheet 28 of 119





FIG. 13F

U.S. Patent Jan. 19, 1999 Sheet 29 of 119

FIG. 14A



U.S. Patent

Jan. 19, 1999 Sheet 30 of 119




FIG. 14B

U.S. Patent Jan. 19, 1999 Sheet 31 of 119 5,862,394






FIG. 14C

U.S. Patent

Jan. 19, 1999


Sheet 32 of 119






U.S. Patent Jan. 19, 1999 Sheet 34 of 119 5,862,394

FIG. 15C







U.S. Patent Jan. 19, 1999

Sheet	35	Λf	11	(
MICCL		176		- 2

5,862,394





Jan. 19, 1999

Sheet 37 of 119




FIG. 16A

U.S. Patent Jan. 19, 1999

Sheet 38 of 119




FIG. 16B

U.S. Patent Jan. 19, 1999 Sheet 39 of 119 5,862,394




FIG. 16C






FIG. 16D

Jan. 19, 1999

Sheet 41 of 119



U.S. Patent Jan. 19, 1999 Sheet 42 of 119 5,862,394



Jan. 19, 1999

Sheet 43 of 119





FIG. 17C


Jan. 19, 1999

Sheet 44 of 119




Jan. 19, 1999

Sheet 45 of 119




Jan. 19, 1999

Sheet 46 of 119



U.S. Patent Jan. 19, 1999 Sheet 47 of 119 5,862,394







FIG. 19A

Jan. 19, 1999

Sheet 49 of 119







FIG. 19C


Jan. 19, 1999

Sheet 51 of 119



Jan. 19, 1999

Sheet 52 of 119










FIG. 19F








U.S. Patent Jan. 19, 1999 Sheet 57 of 119



Jan. 19, 1999

Sheet 58 of 119

FIG. 21B



Jan. 19, 1999

Sheet 59 of 119




FIG. 21C

Jan. 19, 1999

Sheet 60 of 119




FIG. 21D

Jan. 19, 1999


Sheet 61 of 119

i	SA4 P140 P	P P P P P P P P P P P P P P P P P P P	07 P140 (7- P140 (1- P140 (3- P140 2 P140 B P140 B P140
i	1 R012 P140 73 106 S03 P140 75 106 S05 P140 77 106 S05 P140 83 106 S013 P140 83 106 S013 P140 83 106 S013 P140 93 1160 P140 P	SA5 140 180	!
1	R149 [09] VIN P140 4 1 1 1 1 1 1 1 1 1	[19] BRST — P140 NUM LED — P140 32 SCR LED — P140 36 [18] PBLB — P140 PBRON — P140 PWRON — P140 [19] AEN — P140 [03] ZEROWS — P140 [03] JOCS 16 — P140 VCC — P140 P48	
į	P140 P140	P140 P140 P140 P140 P140 P140 P140 P140	
. NO COND	[09] RED R147 NTSCR [09] CREEN R148 [15] IRRXD [09] CREEN R148 [15] IRRXD [09] NTSCC [09] NTSC [PWR_LED- DTC CAP [13] SHUS	03 SPKR 03 OSPKR 03 O

FIG. 22A

Jan. 19, 1999

Sheet 62 of 119








FIG. 23A




U.S. Patent Jan. 19, 1999 Sheet 65 of 119 5,862,394




Jan. 19, 1999

Sheet 66 of 119




Jan. 19, 1999


Sheet 67 of 119




Jan. 19, 1999


Sheet 68 of 119







U.S. Patent Jan. 19, 1999 Sheet 71 of 119 5,862,394



Jan. 19, 1999

Sheet 72 of 119





FIG. 25A

U.S. Patent Jan. 19, 1999

Sheet 73 of 119



U.S. Patent Jan. 19, 1999 Sheet 74 of 119

U2 B1 B2 B2 ► A2 <u>U2</u> ► A3 <u>U2</u> ▶ D4 U2 ► B4 U2 ▶ B7 **→** A7 <u>U2</u> B10 <u>U2</u> ► A10 U2 → A11 U2 → A12 U2 → A13 **►**B11 U2 ► B13 ► B14 **→** C13 <u>U2</u> C14 U2 ►E1 241 251 251 271 271 281 301 311 300 ¬ 310 <u>U2</u> **G**7 231 -- 221 -- 201 -- 181 -- 171 -- 161 -- 205

FIG. 25C

U2 ► F12 U2 ► F13

<u>U2</u> ► F14

<u>U2</u> G11 U2 → G12 U2 → G13

<u>U2</u> **C**14

15 12 12 12 12 12 12 12 13 18 PENTIUM PINOUT TCP 320 BACKSIDE VIEW (TOP OF PWB)

5,862,394

÷− 61

U.S. Patent Jan. 19, 1999 Sheet 75 of 119 5,862,394






FIG. 25D


U.S. Patent Jan. 19, 1999 Sheet 76 of 119 5,862,394



U.S. Patent Jan. 19, 1999 Sheet 77 of 119 5,862,394




U.S. Patent Jan. 19, 1999 Sheet 78 of 119 5,862,394



Jan. 19, 1999

Sheet 79 of 119

5,862,394



LCD VCC POWER






FIG. 27B

U.S. Patent 5,862,394 **Sheet 80 of 119** Jan. 19, 1999 RESET- [03,07,08,11,15] HCT14D U124 R1912 RSTDLY-330 C193 2222 | R193 | 1K R1911 220K C197 PWRC000 22 R1907 BST82 0190 CR198 (BAT54A R191 C196 R1906 **707RST** ₹ PF0-1 RESET MAX707 S PFI C192 띰 Æ-R1904 88 89 89 89 89 89 89 89 89 ONS ONS POWERGOOD GENERATION R1903 14K.1% _ C1911 1.1 5.6UH ड्ड VCC3


U.S. Patent Jan. 19, 1999 Sheet 81 of 119 5,862,394



U.S. Patent Jan. 19, 1999 Sheet 82 of 119 5,862,394



U.S. Patent 5,862,394 Jan. 19, 1999 **Sheet 83 of 119** BATB_DAT [14] CHGA-[20] 1270 3×P210 R2113 18K CHGA-BATA ONS ONS 8 ₹ VDC BAV70V (CR211 SR MBRS340T3 CR212 R2116 1.69K.1% R2117 8.87K.1% R2112 845.1% 29A R2115 47.1W 0.15.1%.1W R2111 FIG., R2110 5.11K.1% TO FIG. 29B R2109 1K.1% BATTERY CHARGE CURRENT REGULATOR A R2118 4.7K LM393 U211 22 220 220 220 220 220 220 R2121 1.4K.1% 0210 2222 0211 2907 (名) MBRS 14013 (名) CR2 10 35_{UH} S₁94300Y S₁ G U210 8



Sheet 85 of 119

Jan. 19, 1999

5,862,394

U.S. Patent

#IS 5555555 CONN SIGNAL 9 PIN D SUB RECEPTACL INTO FACE ₽IN# P142 MOUSE P90 SIGNAL PSVCC PSCLK N.C. 00000000 SIDE SODE T0P ₽IN₩ 0 10P 2 . B.W. - BMA #S 8888888888 SIN LD6 LD6 LD7 LD7 UD7 UD0 UD2 16BIT SIGNAL FP18 PNLTYP2 20 PIN DOUBLE ROW HEADER FP15 GND FP14 FP13 18817 #NId P92 LCD #S 8888888888 2225.5.8E25 12BIT 19 SIGNAL 드 9817 - ~ FP13 FP14 FP15 FP19 FP20 FP21 FP21 27797999 #S 00000000000 SIN 16BIT SIGNAL 20 PIN DOUBLE ROW HEADER Ц 188IT ₩MId P91 LCD #±S 1 88888888888 12BIT 29 SIGNAL F GND FPVDCLK GND EXTPWR-FP12 FP2 FP11 GND 9817 PP10 FPVEE - 2 2 4 5 9 7 8 6 5

Jan. 19, 1999


Sheet 86 of 119

					B
#HS	90	99999	99999	9090	30B
SIGNAL	GND N.C. VCC3	RAS3- GND RAS0- CAS7- GND	MA5 MA6 GND MA9 MA10	GND AM2 MA1 VCC3	
#NIA	R52 R53 R54	R55 R56 R57 R58	R60 R61 R62 R63	R65 R66 R67 R68	FIG.
#LS	90 90	98988	888888	96 96	SIDI SUE
SIGNAL	VCC3 MD42 MD44	MD45 MD47 MD57 GND MD49	GND MD51 MD53 MD54 MD56	MD57 MD59 GND MD61	9 PWR TOP
#NId	R35 R36 R37	R38 R39 R40 R41	R44 R44 R45 R46 R47	R48 R49 R50 R51	
#S	90 90 90	00000	399999	90	32 SH# 16 16 16 16 16 16
SIGNAL	MD63 N.C. GND	RAS2- RAS1- GND CAS6- MA4	GND MA7 GND GND MA11	MA3 GND MA0 GND	P170 RS232 N# SIGNAL SI DCD 1 RXD
#NId	R18 R19 R20	R21 R22 R23 R24 R24	R26 R27 R28 R29 R30	R31 R32 R33 R34	PIN# 17 PIN# 17 PIN# 17 PIN# 17 PIN# 18 PIN# 1
N SH#	90 90	90 90	88888	90	<u> </u>
EXPANSION	GND MD43 GND	MD46 GND CAS4- MD48 MD50	VCC3 MD52 GND MD55 GND	MD58 VCC3 MD60 MD62	13 S S S S S S S S S S S S S S S S S S S
	R2 R3	R2 82 83 84 84 84 84 84 84 84 84 84 84 84 84 84	R10 R112 R12 R13	R14 R15 R16	25 PIN D SUB 14 25 1 13 PWB TOP SIDE 13 1 25 14 25 14 FACE OF CONNECTOR
AORY SH#	90 90 90	88888	888888	90 90	25 PIN D 14 PWB TOP 13 25 25 25 CE OF CON
P40 MEMORY	GND MD22 GND	MD25 GND MD28 GND GND	VCC3 WD31 GND MD34 GND	MD37 GND MD40 VCC3	
PIN#	152 153 154	155 156 157 158	L62 L63 L63 L63	165 167 168 168	SH# 16 16 16 16 16 16
±S	90	88888	888888	8888	SIGNAL GND GND GND GND GND GND GND
SIGNAL	VCC3 MD0 MD2	MD3 MD5 CAS1- WEN-	MD8 MD9 MD12 MD12 MD14	MD15 MD17 GND MD19	PIN# S 20 21 22 23 24 25 25
₽NI #	L35 L36 L37	L38 L39 L40 L41	143 145 146 146	L48 L49 L50 L51	TER 16 16 16 16 16 16 16
#HS	04 04 04	20002	22222	04 04 04 04	
SIGNAL	MD21 MD23 MD24	MD26 MD27 MD29 CAS3-	MD30 MD32 MD33 MD35 MD36	MD38 MD39 MD41 GND	S RAR PRR PRR CON PRR PRR PRR PRR PRR PRR PRR PRR PRR PR
#NId	L18 L19 L20	122	758 1758 1758 1758	L31 L32 L33 L34	
HHS.	04 04 04	44444	244444	4 4 4 4	SH# 16 16 16 16 16 16 16 16
SIGNAL	GND MD1 GND	MD4 GND CAS0— GND GND	VCC3 MD10 GND MD13 GND	MD16 VCC3 MD18 MD20	SIGNAL PRTSTB- PRTD0 PRTD1 PRTD2 PRTD3 PRTD4 PRTD5 PRTD5 PRTD5
#NId	17 17 17 17 17	4.53.7.8	112	L14 L15 L16 L17	PIN# 1 2 3 4 4 4 7 7 7 9 9 9

U.S. Patent Jan. 19, 1999

Sheet 87 of 119


i	1																				<u>,</u>							8		
	#HS	Ξ	=	=	Ξ	5	=	Ξ	=	20	20	=	-	Ξ	=	=	Ξ	Ξ	Ξ	70	2			r				BOARD		
	SIGNAL	DREQ6	DREQ7	DACKO-	DACK7-	IRBSY	DACK6-	DACK5-	DACK1-	VCC3	ONS ONS	LA23	DACK3-	LA21	LA22	LA19	LA20	LA17	LA18	QNS	220				29	Č	3			
	₩IId			123	124	125	126						132	133	134	135	136	137	138	139	140					_		BOARD TO		
	#S	=	Ξ	Ξ	Ξ	Ξ	=	Ξ	=	20	20	=	Ξ	Ξ	=	=	=	Ξ	=	20	70					\	1			
	SIGNAL	SA5	SA6	SA7	SA8	SA9	SA10	SA11	SA12	227	GND	SA13	SA14	SA15	SA16	DREQ5	DREQ3	DREQ0	DREQ1	OND SND	220				-		2	PIN .8MM		5
	₩NId								8				112	113	114	115	116	117			120							60 F		30C
	SH#IS	90	90	90	90	90	90	90	90	70	20	90	90	90	=	=	=	=	=	70	70									
	SIGNAL	SD5	908	SD7	SD8	SD9	SD10	SD11	SD12	22	ONS ONS	SD13	SD14	SD15	SAO	SA1	SA2	SA3	SA4	QND	220							BOARD		FIG.
0	∦NId	83	82	83	84	82	98	87	88	83	6	91	92	93	94	95	96	6	86	66	100				140	0	139			1
CARD	± ₩S	03	03	=	=	=	Ξ	=	=	=	=	=	Ξ	=	90	90	90	90	90	20	70							BOARD TO		
PCMCIA/SOUND (SIGNAL	10R-	MEMW-	IR03	IRQ4	IRQ5	IR06	IR07	IR09	IR010	IRQ11	IR014	IRQ15	IR012	200	SOT	SD2	SD3	SD4	ONS ONS	VCC3			[ノ イ	.8MM BOA			
SIA/S	∦NId	61	62	63	64	65	99	19	89	69	7	71	72	7.3	74	75	76	17	78	79	8									
CM(HHS #HS	19	19	14	03	4	03	03	03	20	20	03	03	03	03	03	03	03	03	20	70			l	7		旦	PIN		
P140	SIGNAL	PWROFF-	PWRON-	SUSRES	AEN	SHUT-	ZEROWS-	21	10CS16-	QN9	220	SPKR	REF-	IOCHRDY	BALE	MEMCS16-	-M0I	SBHE-	MEMR-	GND	ACC					1.1		140		
	PIN#	41	42	43	44	45	46						52	53	54	55	26	27	28	29	8					SIDE	7	-		
	#HS	19	2	5	9	9	9	9	9	20	20	20	<u></u>	13	7	7	14	14	∞	20	70					PWB 10P	∞	2		
	SIGNAL	RESET	LMICIN	IRO_C-	RTLNIN	MIDITXD	LINGND	MIDIRXD	LFLNIN	OND OND	220	12	PWRG000	\sim	_	PWR_LED-	'		PBLB	VCC3	CND		#HS	15		-	15	5 1	<u>υ</u> τ	15.
	∦NId	21	22	23	24	25	56	27	78	23	30	31	32	33	34	35	36	37	38	39	\$		SIGNAL		3 g	2	S	SS.	1	RRST-
	∦HS	20	20	15	9	20	60	60	60	60	10	13	9	15	9	60	15	60	10	70	55	L		Š	3 3	<u>~</u>	<u>~</u>		Z 2	<u> </u>
	SIGNAL	CND	ည	RRST-	<u></u>	SE	NON	ITSCR	UTSCB	:SYNC	FLNOUT	ENSND	NOUTGND	RRXD	RENOUT	VTSC6	RTXD	ITSC	AICGND	22	QND		#NId	_		3.7	- 	ULE 5	2 1	~ ∞
	₽IN#			~	4	2	9		<u>~</u>	6	2	11	12	13	14	5	16	17	20	19					Č	<u>Γ</u>	<u> </u>	MOD		





U.S. Patent Jan. 19, 1999 Sheet 89 of 119 5,862,394


DEVICE TYPE, PIN NUMBERS, AND REFERENCE DESIGNATOR [LOCATION] OF GATES ARE SHOWN AS FOLLOWS: GROUND IS APPLIED TO PIN 4 OF ALL 8-PIN IC'S PIN 7 OF ALL 14-PIN IC'S, PIN 8 OF ALL 16-PIN IC'S, PIN 10 OF ALL 20-PIN IC'S, ETC. VCC IS APPLIED TO PIN 8 OF ALL 8-PIN IC'S, PIN 14 OF ALL 14-PIN IC'S, PIN 16 OF ALL 16-PIN IC'S, PIN 20 OF ALL 20-PIN IC'S, ETC. UÓ1 AND U02 = REF. DESIGNATOR [LOCATION] CAPACITANCE VALUES ARE IN MICROFARADS. RESISTANCE VALUES ARE IN OHMS COMMERICAL MULTILAYER BOARDS. 9. RESISTORS ARE 1/8 WATT, 5%. 00 AND 04 = DEVICE TYPES1, 2, AND 3 = PIN NUMBERS<u>ن</u> IC PACKAGE TYPE IS INDICATED BY THE FOLLOWING SUFFIX'S: DUAL-IN-LINE, PLASTIC = "N" OR BLANK 1. ALL IC DEVICE TYPES ARE PREFIXED WITH SN74. THE FOLLOWING PREFIX'S ARE ALWAY'S USED: T IS EQUAL TO "LS" 27427×40 INSUFFICIENT CHARACTERS ARE AVAILABLE:
A IS EQUAL TO "ACT"
B IS EQUAL TO "BCT"
V IS EQUAL TO "AS"
W IS EQUAL TO "AT" OR "ALS" NOTES : UNLESS OTHERWISE SPECIFIED : FLAT PACKAGE, CERAMIC [WIDE]
GRID ARRAY, PLASTIC
GRID ARRAY, PLASTIC [LIF SCKT]
GRID ARRAY, PLASTIC [ZIF SCKT]
GRID ARRAY, CERAMIC
GRID ARRAY, CERAMIC [ZIF SCKT]
GRID ARRAY, CERAMIC [ZIF SCKT]
GRID ARRAY, CERAMIC [ZIF SCKT]
SINGLE—IN—LINE
"SOIC", PLASTIC
"SOIC", PLASTIC [WIDE]
"SOI", PLASTIC, J LEADS CHIP CARRIER IN A S.M. SCKT CHIP CARRIER IN A PGA SCKT CHIP CARRIER, CERAMIC [RECT] CHIP CARRIER, CERAMIC [SQUARE] FLAT PACKAGE, CERAMIC DUAL-IN-LINE, PLASTIC [WIDE]
DUAL-IN-LINE, CERAMIC
DUAL-IN-LINE, CERAMIC [WIDE]
CHIP CARRIER, PLASTIC 4


U.S. Patent Jan. 19, 1999 Sheet 90 of 119 5,862,394















U.S.	Patent

Jan.	19.	1999


Sheet 96 of 119

5,862,394

	:D AS FOLLOW:					LAST REF.	DESIGNATORS USED:	R176 C183	L27 U40	CR9 SW3	TP5_026	S. OSC2 SP1	-		SIGNATOR				FIG. 36			VCC +	L	5	Ab A	13 A2 A3 14	Ž	OXX	- '
	VCC'S NOT MARKED ON THE SCHEMATIC. ARE APPLIED AS FOLLOW:	signator pin number	14	14	02/ 20 037 20	36 20	14	3 14	14	14	028 16	TO PIN 4 OF ALL 8-PIN IC	N IC'S PIN 8 OF ALL	16-PIN IC'S, PIN 10 OF ALL 20-PIN IC'S, ETC.	DEVICE TYPE PIN NUMBERS AND REFERENCE DESIGNATOR	CONTROL OF GATES ARE SHOWN AS FOLLOWS:		2 2	2	002	TYPES	1, 2, AND 3 = PIN NUMBERS	. DESIGNATOR [LOCATION]	ARE IN OHMS.	WATT, 5%.	 CAPACITANCE VALUES ARE IN MICROFARADS. 	N, 10%.	BE USED ON ALL	YER BOARDS.
	VCC'S NOT MARKED ON 1	power name ref. designator pin number	+5VSYS U6		: :			an			+5VID UZ	6. GROUND IS APPLIED		16-PIN IC'S, PIN 10	7 DEVICE TYPE PIN NI			- 2		100	00 AND 04 = DEVICE TYPES	1, 2, AND 3 = PIN P	001 AND 002 = REF	8. RESISTANCE VALUES ARE IN OHMS.	9. RESISTORS ARE 1/8 WATT, 5%.	 CAPACITANCE VALUES 	11. CAPACITORS ARE 50V, 10%.	12. THIS COUPON WILL BE USED ON ALL	COMMERICAL MULTILAYER BOARDS.
NOTES : UNLESS OTHERWISE SPECIFIED :	1. ALL IC DEVICE TYPES ARE PREFIXED WITH SN74.	2. THE FOLLOWING PREFIX'S ARE ALWAY'S USED:	T IS EQUAL TO "LS" AT IS EQUAL TO "ALS"	AT TO EQUAL TO ALS	 IHE FOLLOWING PREFIX'S ARE USED UNLY WHEN INSUFFICIENT CHARACTERS ARE AVAILABLE: 	A IS EQUAL TO "ACT"	B IS EQUAL TO "BCT"	v is equal to "As"	W IS EQUAL TO "AT" OR "ALS"	4. IC PACKAGE TYPE IS INDICATED BY THE FOLLOWING SUFFIX'S:	DUAL-IN-LINE, PLASTIC = "N" OR BLANK	DUAL-IN-LINE, PLASTIC [WIDE] = NW	DUAL-IN-LINE, CERAMIC = J	DUAL-IN-LINE, CERAMIC [WIDE] = JD	CHIP CARRIER, PLASTIC = F	CHIP CARRIER IN A S.M. SCKI = FF	CHIP CARRIER IN A PGA SCKI = FX	CARRIER, CERAMIC (RECI) =	_	FLAI PACKAGE, CERAMIC - 0		ARRAY, PLASTIC [LIF SCKT] =)	ARRAY PLASTIC ZIF SCKT	ARRAY, CERAMIC ==	GRID ARRAY, CERAMIC [LIF SCKT] = Y_L	_	∥ ⊒	OUIC , PLASTIC [WIDE] - DW	"SoJ", PLASTIC, J LEADS = R



U.S. Patent Jan. 19, 1999 Sheet 98 of 119 5,862,394



U.S. Patent Jan. 19, 1999 Sheet 99 of 119




FIG. 37C


Sheet 100 of 119

Jan. 19, 1999


U.S. Patent

5,862,394


BIOWR-16.000MHZ 16M+ ADDR=220 BIOWR-16M+ LRCL BAD1 888888 65 65 8 8 CLK16+ CLK16-SND3 TO FIG. 38B MVD1216 JAZZ-16 DIGITAL/AUDIO CONTROLLER PROCESSOR ROB DRQD DRQC A6N 10R-10W-1RQF 89988 18003 18005 18005 RST DACK5 DACK1 DRQ7 DRO3 DRO3 OR-\$ \B \B \B \B \B A(0..9) 2 - 1B




U.S. Patent Jan. 19, 1999 Sheet 102 of 119 5,862,394





U.S. Patent Jan. 19, 1999 Sheet 103 of 119 5,862,394





U.S. Patent Jan. 19, 1999 Sheet 105 of 119 5,862,394





Sheet 107 of 119


Jan. 19, 1999


5,862,394

U.S. Patent

SNDPWR-SYSAEN SNDRST -MOIS DSMIC-SIOR-U36 Z HCT244 U36 Z HCT244 U36 Z HCT244 SD4 SS SD2 SD3 S 74HCT14 SNDWR-SNDRD-**NET727** SIOW-DECODE ADDRESS 3E4 16V8F **U27** 120 130 140 150 150 170 170 180 CLK 왕 宁 QND SA6 SAZ SA3 SA4 SA5 SY. U17 LF347 U17 LF347 +5A --

U.S. Patent Jan. 19, 1999 Sheet 108 of 119 5,862,394






Sheet 110 of 119


Jan. 19, 1999

U.S. Patent 5,862,394 BAI <u>8</u> LPW R138 R140 38 J6 PBLB (LOW BATTERY) ₹ 2 2 2 2 2 4 2 4 2 +5VSYS 34 > J6 NUM_LED-36 JG SCR_LED-35 JG PWR_LED-42>J6 PWROFF CAP_LED-45 JG SHUT-37 > 36 -54 C136 47 16V 2812 AGND11 (SOUND CHIPS) -5AC တ LT1111 R117 100.0K AGND3 -5SNS R164 0 R161 R163 R115 R162 C135 + 47 16V 2812 3


U.S. Patent Jan. 19, 1999 Sheet 111 of 119 5,862,394 $\frac{1}{2} \underbrace{\frac{1}{2}}_{G_{1}} \underbrace{\frac{1}{2}}_{G_{2}} \underbrace{\frac{1}{2}}_{G_{1}} \underbrace{\frac{1}{2}}_{G_{2}} \underbrace{\frac{1}$



U.S. Patent 5,862,394 Jan. 19, 1999 Sheet 112 of 119 021 DTA114 (2_8A) 64 (2_8A) (2_8A) (2_8A) SP (B NET1006 MEMCS16-SI016-IOCHRDY ZEROWS. IRQ10 IR011 IR012 IR014 SIR03 IRQ04 STR05 STR09 HСТ08 U22 STR07 DELETE FOR DMA OPTION **2**≹8 0 R142 R141 288 294 295 BEEPERA 74HCT14 U6 0 TP3 +5VSYS 203 NET1004 O TP2 MEMCS16 10CHRDY ZEROWS-S1016-85 2 2 2 3 **IR011** 156 154 148 160 198 188 140 150 IR012 IR014 IR015 IR09 IOCS16-IOCHRDY ZWS-IR05 IR07 MEMCS16-PCMCIA CONTROLLER U21 VPP_VAL 144 OMEWRO-185 OIOR-186 OIOW-159 SBHE-166 ALE 180 OREF-201 PWRGO FROM FIG. 45A NET1002 NET1001 55 75 75 145 **VPPVALID** FOR 6722 DMA OPTION R90 0 0 0 ~ 82 } JA18 LA19 LA20 LA21 LA17 LA22 R76 0 R75 0 5720AEN PWRG00 BEEPER 126 J6 DACK6-SBE-DRE06 MEWR-A57 P15 AVS2 MEMW-SIOR--MOIS B57>P15 BVS2 ALE ပ္ ⁹√85 1212 517 16 (2-8B)



U.S. Patent Jan. 19, 1999 Sheet 114 of 119 5,862,394




U.S. Patent

Jan. 19, 1999

Sheet 115 of 119

5,862,394





U.S. Patent

Jan. 19, 1999

Sheet 116 of 119

5,862,394





U.S. Patent 5,862,394 Jan. 19, 1999 Sheet 118 of 119

16-PIN IC'S, PIN 20 OF ALL 20-PIN IC'S, ETC. VCC IS APPLIED TO PIN 8 OF ALL 8-PIN IC'S, PIN 14 OF ALL 14-PIN IC'S, PIN 16 OF ALL ဖ 1. ALL IC DEVICE TYPES ARE PREFIXED WITH SN74. 2. THE FOLLOWING PREFIX'S ARE ALWAY'S USED: AT IS EQUAL TO "ALS" T IS EQUAL TO "LS"

NOTES : UNLESS OTHERWISE SPECIFIED :

GROUND IS APPLIED TO PIN 4 OF ALL 8-PIN IC'S, PIN 7 OF ALL 14-PIN IC'S, PIN 8 OF ALL 16-PIN IC'S, PIN 10 OF ALL 20-PIN IC'S, ETC.

DEVICE TYPE, PIN NUMBERS, AND REFERENCE DESIGNATOR

[LOCATION] OF GATES ARE SHOWN AS FOLLOWS

A IS EQUAL TO "ACT"
B IS EQUAL TO "BCT"
V IS EQUAL TO "AS"
W IS EQUAL TO "AT" OR "ALS"

1, 2, AND 3 = PIN NUMBERS00 AND 04 = DEVICE TYPES

UO1 AND UO2 = REF. DESIGNATOR [LOCATION]


RESISTANCE VALUES ARE IN OHMS.

RESISTORS ARE 1/8 WATT, 5%

 CAPACITANCE VALUES ARE IN MICROFARADS. CAPACITORS ARE 50V, 10%.

COMMERICAL MULTILAYER BOARDS.

IC PACKAGE TYPE IS INDICATED BY THE FOLLOWING SUFFIX'S: DUAL-IN-LINE, PLASTIC = "N" OR BLANK
DUAL-IN-LINE, PLASTIC [WIDE] = NW
DUAL-IN-LINE, CERAMIC
DUAL-IN-LINE, CERAMIC [WIDE] = JD
CHIP CARRIER, PLASTIC = F # X X CHIP CARRIER IN A S.M. SCKT
CHIP CARRIER IN A P.GA SCKT
CHIP CARRIER, CERAMIC [RECT]
CHIP CARRIER, CERAMIC [SQUARE]
FLAT PACKAGE, CERAMIC [WIDE]
GRID ARRAY, PLASTIC
GRID ARRAY, PLASTIC [ZIF SCKT]
GRID ARRAY, CERAMIC [LIF SCKT]
GRID ARRAY, CERAMIC [LIF SCKT]
GRID ARRAY, CERAMIC [LIF SCKT]
GRID ARRAY, CERAMIC [ZIF SCKT] SINGLE-IN-LINE



1

ELECTRONIC APPARATUS HAVING A SOFTWARE CONTROLLED POWER SWITCH

CROSS-REFERENCE TO RELATED APPLICATIONS

The following coassigned patent applications are hereby incorporated herein by reference:

Ser. No.	Filing Date	T1 Case No.	Title
08/395,335	02/28/95	T1-20391	Real Time Power Conservation and Thermal Management for Computers
08/598,904	12/07/95	TI-20567	Power Management - Thermal

NOTICE

(C) Copyright, Texas Instruments Incorporated 1996. A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, 25 as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.

FIELD OF THE INVENTION

This invention generally relates to power switches for electronic devices.

BACKGROUND OF THE INVENTION

Without limiting the scope of the invention, its background is described in connection with desktop and portable computers.

From the advent of electricity, there have been millions of devices built that are powered by electricity. However, every electronic device has to have a method of turning that device on and off. Therefore, virtually every electronic device has a power switch that enables the user to turn that device on and off.

In addition, from the evolution of the computer, there has always been a method and device for turning off a computer's power. In the normal environment, the switch would be turned on to apply power to the computer and turned off to terminate the power. However, the normal power switch simply turns off the power without regard to what the computer is doing at the time. The user simply flips a switch, and thus terminates the power to the computer. Yet, if the computer is in the middle of a software application, or updating a database, or writing to a hard disk, valuable information can be lost or corrupted.

SUMMARY OF THE INVENTION

A need has been discovered for an intelligent power switch; a switch that considers what the computer is doing at the time the user flips the power switch; a switch that will not lose whatever is in the memory at the time; a switch that lets the hard drive position and park its heads before powering down; an intelligent power switch could do this and more.

The present invention solves such a problem. The intelligent power switch can be a mechanical power switch that 2

is controlled by software. However, the intelligent power switch could also be all electronic and run by software entirely. Or, the intelligent power switch could be a combination of electronics, software and mechanical devices.

The intelligent power switch may be programmed to be intelligent based on what the computer is doing. If the computer is doing something that requires intelligence, (i.e. the system is in a mode that could cause damage to the file system, the communication system, computer network, applications, or even physical hardware damage), then the system knows precisely what to shut down in what order. The software would take control of the power switch away from the hardware and treat that as an event and then process the event at a later time. That would allow preparation for an orderly shut down. The orderly shut down would allow software applications to close files and exit in an orderly manner. In addition, peripheral devices could also shut down orderly. For example, heads on hard drives could be positioned and parked before terminating power. Moreover, peripheral devices connected to the computer serially or by parallel connections could also be shut down in an orderly manner. Further, even display devices could be shut down in an orderly manner.

There are three methods of operating the intelligent power switch One method is to simply terminate the power of the computer whenever the power switch was turned off. Another method is to treat the power switch being turned off as an event and then let the control software proceed with an orderly shut down of the computer's programs and hardware before terminating power to the computer. The last method is similar to the second method, but allows a hardware override after a certain time limit. This would allow the computer to automatically terminate the power in case the software malfunctioned. This hardware override could be implemented as a deadman timer with either a default time limit and/or a time limit that may be adjusted by the control software. In addition, the timer circuit could be setup to allow normal operation if the user quickly turns the power switch to the on position before the system is complete with its orderly shut down. However, the full operation of the system would depend upon how much the system has been shut down already before the user turns on the power again. If, however, the system has not started the shut down procedure, but only registered the event, full operation would begin immediately. Many other variations could also be implemented.

This is a system and method of intelligently terminating power to a computing device. The system may comprise: a processing device; a power source connected to the processing device; a switch connected to the power source; and a control system run by the processing device and connected to the power source and the switch. In addition, the system may include a deadman timer which provides a fail-safe operation. Further, the system may include a means for executing an orderly shut down procedure for software and hardware. Moreover, the system could be tied to a thermal and/or power management system. Additionally, the system could initiate an orderly shut down of peripheral devices connected to the system by serial, parallel or other connections. Other devices, systems and methods are also disclosed.

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings:

FIG. 1 is a chart of the preferred embodiment;

FIGS. 2 is a flow chart of the bootup process of a computer;

FIG. 3 is a circuit diagram of an embodiment of hardware used for the Intelligent power switch;

FIG. 4 is a block diagram of the electronic architecture of a basic computer;

FIG. 5 is an isometric view of a portable computer;

FIG. 6 is a block diagram of the portable computer of FIG. 4;

FIG. 7 is an exploded view of a portable computer;

FIG. 8 is a closeup of the main printed circuit board from FIG. 7;

FIGS. 9-30D show logic diagrams of an implementation of the main printed circuit board of FIG. 7;

FIGS. 31-35 show logic diagrams of an implementation of the keyscan printed circuit board of FIG. 7;

FIGS. 36–47B show logic diagrams of an implementation of the PCMCIA/Sound printed circuit board of FIG. 7; and FIGS. 48–49 show logic diagrams of an implementation

of the IR module printed circuit board of FIG. 7.

Corresponding numerals and symbols in the different 20 figures refer to corresponding parts unless otherwise indicated.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

The intelligent power switch can be executed in any combination of three methods. The first is to have the intelligent power switch execute in simple mode; when the user turns off the power, the power switch simply terminates the power to the computer. The second method makes the power switch intelligent by controlling it with software; this method will not turn the power off until the software program releases control and triggers the termination of power. The third method is to have a deadman timer run concurrently to the software program and time out after a specified time limit and then proceed to terminate the power to the computer.

A software program that controls the power switch can be executed on a central processing unit (CPU), or a separate processor like an application processor. For example, you can either have a CPU run the control program with its other programs, or dedicate a small microprocessor to monitor the power switch.

The software control program can have three modes of operation: no intelligent power switch, intelligent power 45 switch with real time event, or intelligent power switch with delayed event (for the sake of clarity, real time events and delayed events will be described with real time events getting attention by the CPU and other hardware in real time, similar to interrupts, and delayed events getting attention 50 from the CPU at a later time like any other software program getting scheduled time slices). The software control program allows the applications time to shut down in an orderly manner. However, if any of the application programs lose control or have some type of unrecoverable error, and are not 55 able to get back to the timer before it runs out, the deadman timer will time out and allow the computer to shut down as in the simple mode, just like an ordinary power switch. Therefore, the setting of the deadman timer is crucial; the time limit should be long enough to let the applications shut 60 down in orderly process, and get back to the timer and reset it if necessary. In addition, the time limit should not be too long, in case the applications get into some type of unrecoverable error; the user should not have to wait too long for the computer to shut off.

FIG. 1 describes a general flow of the intelligent power switch. The system begins by starting the software control

4

program 10. The software control program may be started at the bootup process or on user demand. However, after the software control program starts, the timer circuit gets set 12. The timer circuit may get set to a value by the software, or have a default value. However, the timer must be able to get reset by the software control program. Once the timer circuit gets set, the timer proceeds until timed out 14. In addition, the software program initiates an orderly shut down procedure 18 concurrently. The software program could first start the software shut down process 20 and the hardware shut down process 22. However, these two procedures could be implemented in any order or intermixed. Yet, the software program has to be able to reset the timer circuit 16 before it times out if additional time is needed to complete the shut down process. Finally, after the timer circuit has timed out, the orderly termination of power to the system begins 24. In addition, the software program could be implemented to set the timer value to time out instantly if the shut down process is complete.

FIG. 1 details a flowchart of the software control program. However, as stated before, the software control program can be implemented at different times in the operation of the control program. It may be implemented in the bootup process of the computer and have the user turn it off or on. It may also be implemented only when the user hits the power switch to turn the computer off. It could be implemented with a battery source to supply just enough power to ensure an orderly shut down process of the peripherals and the application programs. This implementation would be beneficial in case of a power failure. In addition, the user could turn on the software control program at any time by just executing the program.

FIG. 2 details the implementation of the software control program in the preferred embodiment. First, the basic input/output system (BIOS) is initialize 26. Then, the operating system gets initialized 28. Within the operating system initialization, some of the steps executed are: initialize core operating system, initialize advanced power management system, start scheduler, and start user interface. Once the operating system is initialized, the other software applications may be implemented 30. Even though the software control program may be implemented in other stages of the system's operation, the software control program is implemented at this point in the preferred embodiment.

An example implementation of the software control program is included in this specification. However, the invention could be implemented in a multitude of ways and is not restricted to this embodiment.

DEADMAN TIMER CIRCUIT OPTION

Deadman Timer

An optional feature of the present invention can ensure a shut down of the device even though the computer software has malfunctioned. This optional feature is a fail-safe or a deadman timer circuit built into the intelligent power switch. The deadman timer would function after the intelligent power switch loses software control After a specified period of time elapses that would indicate the software has lost control, then the switch will revert back to turning power off in an unconditioned state just as if it had not been an intelligent power switch. This deadman timer is a fail-safe condition

However, with the creation of a software controlled power switch, sometimes the software monitors the intelligence malfunctions. In addition, the software may malfunction because of the processor that it's running on.

Once the software has control of the power switch, the hardware circuit sets a maximum time that the circuit will wait for a response from the software control. If the circuit does not get a response from the software control, it will shut down the rest of the system. However, the software control 5 can come back to the circuit and reset the clock, or even set a new maximum time for the circuit to wait for another response. This would enable the software control program to be more dynamic in case it needs to wait for unexpected events before powering the system down. This mode would 10 place a burden on the software to come back to reset the timer every so often before the expiration of the maximum time. However, the user may also adjust the maximum time. This versatility would allow the user to determine what is acceptable as the maximum time for circuit to wait.

When the power switch is turned on, the system boots; the software boots; the Basic Input/Output System (BIOS) initializes and then the dead man timer gets set to zero and the power switch gets turned to simple, the default condition. Then, through the process of initializing the rest of the 20 computer system (the software, and the different sets of hardware), the software control program will determine whether to turn on the intelligence power switch. However, the software control program may also determine to wait until the operating system is running or to wait until the user 25 selects a particular application to turn this switch on or off.

The software control program is a real time event. It may be turned on or off based on the boot up condition. Then the software control program can decide whether to continue to keep it on or keep it off or whether to come back later and ³⁰ turn it to intelligent or simple mode.

For example, in the preferred embodiment, the computer can go through the boot process, then load DOS or Windows and then turn the intelligent power switch on. The software control program has to get back at least every 15 seconds or the system is going to turn itself off because the deadman timer switch is on.

In addition, the power switch can be programmed to watch a System Management Interrupt (SMI). The SMI can either be acted on real time, or can be acted upon later.

If the power switch is set to be acted upon a real time event, then as soon as the event is triggered, the heads of the hard drive are positioned and parked. Then the power from the hard drive is turned off, along with the power to the displays and other devices within the system. Then the CMOS parameters that need to be saved are saved. This process would enable protection against lost clusters or allocations on hard disks, which is a major problem on other products.

If the power switch is set to be acted upon a delayed event, then the software control program allows the operating system and other programs to prepare for shut down. This will allow the system to go through and start closing files. In addition, it will start updating any pertinent parameters and 55 then trigger the event to start the shut down process. The shut down process is the same as the previous scenario.

In both scenarios, the power switch may be tied directly to the actions required by the operating system to do an orderly shut down. However, the intelligent power switch 60 can also be integrated into an existing shut down software program (e.g. Super Shutdown by Texas Instruments Incorporated). This would allow the shut down program to automatically go through all the software programs and ensure an orderly shut down. A shut down program could 65 ensure that all files are closed, and parameters updated before it gives control back to the software control program.

6

DEADMAN TIMER CIRCUIT IMPLEMENTATION

The intelligent power switch circuit with the deadman timer consists of the five functional parts identified in FIG. 3 and as described below:

- Supervisory Transistor 38—Low power transistor switch that runs unregulated input power on and off to the computer power supervisory circuitry.
- Manual Switch 56—Manual power on/off switch that is set by the computer operator and that informs the Intelligent power switch and computer processor to turn system power on and off.
- Power Off Timer 74—provides power control to processor when Intelligent power switch is in the intelligent mode and Manual Switch 56 is in the "off" position.
- Power Off Latch 36—system power off latch holds computer power "off" when processor has turned off power and Manual Switch 56 is still "on".
- Power Off Latch Trigger 32—provides power control by processor when Intelligent power switch is in the intelligent mode and the Manual Switch 56 is in the "on" position.
- The Intelligent power switch control signals shown in FIG. 3 are described below:
 - "VIN"—unregulated DC input power to computer sourced by external power and/or internal batteries.
 - "VINS"—unregulated DC input power to computer power Supervisory Circuit 38.
 - "NVCC"-regulated DC power to computer logic.
 - "REF 2.5"—compalitor reference voltage.
 - "SFTOFF"—low active logic signal from processor indicating software status of the manual on/off switch.
 - "PWROFF"—low active logic signal from manual on/off switch indicating "off" position.
 - "PWRON"—low active logic signal from manual on/off switch indicating "on" position.
 - "PWRSWON"—logic signal to processor indicating status of the manual on/off switch.
 - "SMPL"—logic signal from processor indicating mode of Intelligent power switch.
 - "TRMRRST"—low active logic signal from processor that resets the Power Off Timer 74.

The Intelligent power switch Circuit shown in FIG. 3 couples the computer operator and the computer processor to the computer system power switch. The computer processor can be programmed to turn off the system power intelligently. The computer power is turned on by the operator changing the manual switch status from "off to "on". In addition, the computer power may be turned off by the computer processor under software controlled conditions in an orderly and intelligent manner, through the intelligent power switch circuit. The manual power on/off switch 56 may be a single pole, double throw as shown in FIG. 3, or may be any switching device that provides compatible logic levels when connected to the circuit. The Intelligent power switch defaults to the simple mode when system power is "off" or when the system power "on" routine is being executed by the computer logic (the computer boot-up process). The intelligent switch can be changed to the intelligent mode by the computer at any time after the power "on" routine is complete or as part of the system initialization during the power "on" routine. The Intelligent power switch is in the simple mode whenever the logic signal "SMPL" is low. In this mode, the system power can only be

turned "on" and "off" by the operator using the manual switch 56. The power "off" timer 74 and power "off" latch trigger 32 are disabled through diode 62 and transistor 60 through diode 34 respectively, when signal "SMPL" is held low by the computer or by loss of system power. Manual 5 power "on" and "off" in this mode is as follows:

- 1) The closed contacts of the manual switch 56 in the "off" position grounds signal "PWROFF" and disables the power off latch trigger 32 through diodes 46 and 40, and clear the power off latch 36 through diode 46. In addition, the open contact of the manual switch 56 in the "off" position allows the signal "PWRON" to float up through resistors R7 and R6, shutting off the supervisory transistor 20. The system is turned off in this mode.
- 2) The closed contacts of the manual switch 56 in the "on" position grounds signal "PWRON" and turns on the supervisory transistor 38 through resistor 64. The system power is turned on in this mode. In addition, the open contact of the manual switch 56 in the "on" 20 position turns off diodes 46 and 52 enabling the power off latch 36 and signaling to the processor that the manual switch 56 is "on" by pulling up signal "PWR-SWON" through resistor 20.

The intelligent mode of the Intelligent power switch can 25 only be set by the computer processor when the system power is on. The processor enables the intelligent mode by setting the signal "SMPL-" high. This enables the power off latch trigger 32 circuit by turning off diode 34 and enables the power off timer 74 by turning off diode 62 and turning 30 on transistor 60. Transistor 58 is turned on by signal "SFT-OFF" being high, and the power off timer 74 is held reset by the low signal "TMRRST-". The output of the power off latch trigger 32 is held low by the high level on the inverting input of 32 from the signal "SFTOFF". Thus the power off latch 36 is not triggered and system power remains on.

System power can now be turned off with the Intelligent power switch in the intelligent mode and the manual power switch 56 in the "on" position in the following way only:

The computer processor sets the signal "SFTOFF" low, 40 turning off the latch trigger comparitor output 32. This sets the power off latch 36 by turning on transistor 44 through diode 40 and resistor 22 to the +5 VDC on signal "NVCC". Transistor 44 turns on transistor 24 which holds transistor 44 on. Transistor 24 also turns on diode 36 which turns off transistor 38, thus turning off system power. The power off latch 36 remains set as long as the manual power switch 56 remains in the "on" position and power lasts on signal "VIN" from the external and/or internal unregulated power sources.

The computer processor can control the system power with the intelligent switch in the "Intelligent" mode and the manual switch in the "off" position. The supervisor transistor 20 is held on through resistor 54 so long as transistors 58 and 60 and the time-out comparitor 74 are all turned on. The 55 system power is turned off if any one of the three are turned off.

The computer processor can now turn off system power by setting signal "SFTOFF" low, turning off transistor 60, or by allowing the power off timer 74 to turn off when capacitor 60 72 charges through resistor 68 to a level above the voltage at the junction of the divider at resistors 64 and 66, or by allowing the power off timer 74 to turn off after a software controlled time that holds signal "TMRRST" low.

Giving power off control to the computer processor 65 insures that the shut down is done in an orderly and predictable manner protecting function integrity for the user.

8

Listed below in Table 1 are examples of types of devices and values that can be implemented in the Intelligent power switch circuit illustrated in FIG. 3. It is to be understood that the present invention is not limited to only this embodiment.

TABLE 1

	Element	Name	Description
_	20	Resistor	10k resistor
	22	Resistor	47k resistor
	24	Transistor	DTA transistor
	26	Resistor	47k resistor
	28	Capacitor	.0047 f capacitor
	30	Resistor	4.7k resistor
	32	Invertor	TLC393C/2 invertor
	34	Diode	BAT54A diode
	36	Diode	BAT64 diode
	38	Transistor	2907 transistor
	40	Diode	BAT54A diode
	42	Resistor	10k resistor
	44	Transistor	DTC transistor
	46	Diode	BAV70 diode
	48	Capacitor	0.1 f capacitor
	50	Resistor	47k resistor
	52	Diode	BAV70 diode
	54	Resistor	4.7k resistor
	56	Switch	single pole, double throw
	58	Transistor	BST82 transistor
	60	Transistor	BST82 transistor
	62	Diode	BAT54A diode
	64	Resistor	10k resistor
	66	Resistor	3.3k resistor
	68	Resistor	1 M resistor
	70	Diode	BAT54A diode
	72	Capacitor	10/16 v capacitor
	74	Invertor	TLC393C/2 invertor

OTHER OPTIONS

The control software program can also be interactive. It can prompt the user with questions like "do you really want to turn the power off—yes or no?" and if the user says yes, then the program could go ahead and execute an orderly shut down. However, the program could also just tell the user how to manually execute an orderly shut down, and let the user manually shut down the software programs and/or hardware. For example, the program could have the user close all files, close all software programs in a specific order, and then turn off all hardware devices that are hooked up to the computer. Yet, the control program could also be set to execute an orderly shut down automatically. In addition, the interactive part could more or less interactive, depending on options set in installation, in execution or at production.

Another option that could be implemented, is to automatically shut down the computer when it goes into an uncontrollable state. This could be done if the deadman timer was set to a time that the software control program knew it could get back to the timer if the computer was in a controllable state. However, if a software program took control of the computer and then went into an infinite loop or some other uncontrollable state, the deadman timer would time out and then execute the shut down procedure. Again, the intelligent power switch could be set to just simply terminate the power to the computer or go through an orderly shut down first. Moreover, the deadman timer could also run in the background while the control program is executing an orderly shut down, and then time out if the software control program gets in an uncontrollable state.

The software control program may also interface with a thermal management system (i.e. the thermal management systems described in U.S. patent application Ser. No. Q

08/395,335 and U.S. patent application Ser. No. 08/568,904) and/or a power management system (i.e. the power management system described in U.S. patent application Ser. No. 08/395,335). This would allow an intelligent power switch to have an orderly shut down when the user turns the computer off, and would also allow the features of the thermal and power management systems to be integrated into the intelligent power switch. The thermal and/or power management systems could control the deadman timer and reset to zero when the system wanted to terminate power. This would be helpful if the computer was in imminent danger of overheating, or in some other state of impending danger.

If the intelligent power switch incorporates the power management system, the software control program can be tied off of Advanced Power ManagementTM (APM) events under Windows 3.11™ and Windows95™ (Advanced Power Management, Windows 3.11 and Windows95 are trademarks of Microsoft). This would allow the software control program to be posted to the 530B interrupt. This $_{20}$ would ensure that the operating system will check once every one to five seconds to make sure the software control program is still alive. Other operating systems might implement other interrupts that the software control program could be linked to also. In addition, the 530B interrupt may also change in implementation in other versions of the Windows TM operating system. However, the software control program would still function as long as it was checked periodically. For further details on the implementation of the preferred embodiment, refer to the APM funcb procedure, as well as the SMI interrupt procedure in the example software implementation included at the end of the specification.

In sum, the present invention can be a mechanical power switch that is controlled by software. However, the intelligent power switch could also be all electronic and run by software entirely. Or, the intelligent power switch could be a combination of electronics, software and mechanical devices.

In addition, the intelligent power switch may be programmed to be intelligent based on what the user is doing. 40 If the user is doing something that requires more intelligence, (i.e. the system is in a mode that could case damage to the file system, the communication system, computer network, applications, or even physical hardware damage), then the system knows precisely what to shut 45 down in what order. The software would take control of the power switch away from the hardware and treat that as an event and then process the event at a later time. That would allow preparation for an orderly shut down. The orderly shut down would allow software applications to close files and exit in an orderly manner. In addition, peripheral devices could also shut down orderly. For example, heads on hard drives could be positioned and parked before terminating power. Moreover, peripheral devices connected to the computer serially or by parallel connections could also be shut down in an orderly manner. Further, even display devices could be shut down in an orderly manner.

There are three methods of operating the intelligent power switch. One method is to simply terminate the power of the computer whenever the power switch was turned off. 60 Another method is to treat the power switch being turned off as an event and then let the control software proceed with an orderly shut down of the computer's programs and hardware before terminating power to the computer. The last method is similar to the second method, but allows a hardware 65 override after a certain time limit. This would allow the computer to automatically terminate the power in case the

software malfunctioned. This hardware override could be implemented as a deadman timer with either a default time limit and/or an time limit that may be adjusted by the control software. In addition, the timer circuit could be setup to allow normal operation if the user quickly turns the power switch to the on position before the system is complete with its orderly shut down. However, the full operation of the system would depend upon how much the system has been shut down already before the user turns on the power again. If, however, the system has not started the shut down

10

shut down already before the user turns on the power again. If, however, the system has not started the shut down procedure, but only registered the event, full operation would begin immediately. Many other variations could also be implemented.

FIGS. 4-8 depict example devices that the present invention can be implemented on. However, these embodiments are not intended to be limiting. The present invention may also be implemented on other devices as well.

While some of the embodiments shown are in relation to a portable computer, the present invention can also be integrated into any electronic device. For example, the present invention could be implemented on a main frame, mini, desktop, or portable computer. FIG. 6 is a block diagram of a basic computer 900 upon which the present invention could be implemented. Computer 900 comprises a Power Input and Conversion Unit 905 having power input 910. Unit 905 senses the input conditions and selects appropriate circuitry to convert the input to the voltages needed to power the other elements of the system. Output from the conversion unit is coupled to Bus 915, which comprises paths for power as well as for digital information such as data and addresses.

Bus 915 typically needs more than one power line. For example, the motor drive for a hard disk requires a different power (voltage and current) than does a CPU, for example, so there are parallel power lines of differing size and voltage level in Bus 915. A typical Bus 915 will have, for example, a line for 24 VDC, another for 12 VDC, and yet another for 5 VDC, as well as multiple ground lines.

Bus 915 connects to a video display controller 920 including Video Random Access Memory (VRAM) which both powers and controls display 925, which in a preferred embodiment is a display driven by analog driver lines on an analog bus 930. Bus 915 also connects to a keyboard controller 935 which powers and controls keyboard 940 over link 945, accepting keystroke input and converting the input to digital data for transmission on Bus 915. The keyboard controller may be physically mounted in the keyboard or within the computer housing.

Bus 915 comprises, as stated above, both power and data paths. The digital lines are capable of carrying 32 addresses and conveying data in 32 bit word length. To minimize pin count and routing complexity, addresses and data are multiplexed on a single set of 32 traces in the overall bus structure. One with skill in the art will recognize that this type of bus is what is know in the art as a low-pin-count or compressed bus. In this kind of bus different types of signals, such as address and data signals, share signal paths through multiplexing. For example, the same set of data lines are used to carry both 32-bit addresses and data words of 32-bit length.

In Bus 915, some control signals, such as interrupt arbitration signals, may also share the data lines. Typical examples of buses that are exemplary as usable for Bus 215 (with the exception of power supply analog lines in Bus 915) are the IIS-Bus" implemented by Sun Microsystems, the "Turbochannel" Bus from Digital Equipment Corporation,

and buses compatible with the IEEE-488 standard. Bus 915 is also a high-speed backplane bus for interconnecting processor, memory and peripheral device modules.

CPU 950 and RAM 955 are coupled to Bus 915 through state translator 960. CPU 950 may be of a wide variety of CPUs (also called in some cases MPUS) available in the art, for example Intel 80386 or 80486 models, MIPS, RISC implementations, and many others. CPU 950 communicates with State Translator 960 over paths 965. State Translator 960 is a chip or chip set designed to translate commands and requests of the CPU to commands and requests compatible with Bus 915. It was mention previously that CPU 950 may be one of a wide variety of CPUs, and that Bus 915 may be any one of a wide variety of compressed busses. It will be apparent to one with skill in the art that there may be an even wider variety of state translators 960 for translating between the CPU and Bus 915.

RAM memory module 955 comprises conventional RAM chips mounted on a PCB as is known in the art, and connectable to state translator 960. Preferably, the RAM module is "on board" the CPU module to provide for rapid memory access, which will be much slower if the RAM is made "off board". As is the case with Bus 915, paths 965 and 970 comprise power and ground lines for CPU 950 and Translator 960.

FIG. 5 illustrates a portable personal computer 800 having a display 810 and a keyboard 820. The present invention is ideally suited for the portable computer 800.

FIG. 6 is a block diagram of portable computer 800. 30 Portable computer 800 is a color portable notebook computer based upon the Intel Pentium microprocessor. Operating speed of the Pentium is 75 Mhz internal to the processor but with a 50 Mhz external bus speed. A 50 Mhz oscillator is supplied to the ACC Microelectronics 2056 core computer which in turn uses this to supply the microprocessor. This 50 Mhz CPU clock is multiplied by a phase locked loop internal to the processor to achieve the 75 Mhz CPU speed. The processor contains 16 KB of internal cache and 256 KB of external cache on the logic board.

The 50 Mhz bus of the CPU is connected to a VL to PCI bridge chip from ACC microelectronics to generate the PCI bus. The bridge chip takes a 33.333 Mhz oscillator to make the PCI bus clock. The Cirrus Logic GD7542 video con-

12

troller is driven from this bus and this bus has an external connector for future docking options.

The GD542 video controller has a 14.318 Mhz oscillator input which it uses internally to synthesize the higher video frequencies necessary to drive an internal 10.4" TFT panel or external CRT monitors. When running in VGA resolution modes the TFIT panel may be operated at the same time as the external analog monitor. For Super VGA resolutions only the external CRT may be used.

Operation input to portable computer 800 is made through the keyboard. An internal pointing device is imbedded in the keyboard. External connections are provided for a parallel device, a serial device, a PS/2 mouse or keyboard, a VGA monitor, and the expansion bus. Internal connections are made for a Hard Disk Drive, a Floppy Disk Drive, and additional memory.

Portable computer **800** contains 8 Megabytes of standard memory which may be increased by the user up to 32 Megabytes by installing optional expansion memory boards. The first memory expansion board can be obtained with either 8 or 16 Megabytes of memory. With the first expansion board installed another 8 Megabytes of memory may be attaches to this board to make the maximum amount.

A second serial port is connected to a Serial Infrared (SIR) device. This SIR device has an interface chip which uses a 3.6864 Mhz oscillator. The SIR port can be used to transmit serial data to other computers so equipped.

The two batteries of portable computer **800** are Lithium Ion and have internal controllers which monitor the capacity of the battery. These controllers use a 4.19 Mhz crystal internal to the battery.

Portable computer 800 has two slots for PCMCIA cards. These slots may be used with third party boards to provide various expansion options. Portable computer 800 also has an internal sound chip set which can be used to generate or record music and/or sound effects. An internal speaker and microphone built into the notebook. In addition, three audio jacks are provide for external microphones, audio input, and audio output.

FIG. 7 shows an exploded view of the TM5000TM made by Texas Instruments Incorporated. Table 2 describes the essential elements of FIG. 7.

TABLE 2

Item	Description	Function
150	BASE	Base of computer
151	COVER ASSY, TOP	top cover of computer
154	CONNECTOR DOOR	connector door
155	PCMCIA DOOR	PCMCIA door
157	LCD ASSY,9.5*	compute display assembly
158	BEZBL.LCD	LCD display
160	Light Pipe	indicators for different functions (e.g. turbo mode)
161	BUTTON,BATTERY EJECT,LEFT	ejects left battery
162	BUTTON, BATTERY EJECT, RIGHT	ejects right battery
163	BUTTON, POWER SWITCH	power switch
166	HINGE COVER,RIGHT	hinge cover for display attachment to computer
167	BUTTON,PCM EJECT	PCMCIA eject buttons
168	HINGE COVER,LEFT	hinge cover for display attachment to computer
172	RAM CARD,FRONT TRIM	cover over ram card (ram cards not shown
178	HINGE, RIGHT	hinge for attaching display to computer
179	HINGE, LEFT	hinge for attaching display to computer
181	HINGE,BRACKET,RIGHT	binge bracket for attaching display
182	HINGE, BRACKET, LEFT	hinge bracket for attaching display

13

TABLE 2-continued

Item	Description	Function
186	BRACKET,LEFT,FLOPPY DRIVE	bracket for floppy drive
	LIGHT PIPE,HINGE COVER	indicators for different functions (e.g. power)
190	BRACKET,FLOPPY DRIVE	bracket for floppy drive
195	SPRING,I/O DOOR LATCH	latch for I/O doors
196	EXTENSION SPRING,I/O DOOR	extension spring for I/O doors
204	HEATSINK,CPU	heatsink for CPU
205	HEATSINK CUSHION	heatsink cushion
206	PWB ASSY,LED BOARD	printed wiring board for LEDs
210	PWB ASSY,MAIN BOARD	main printed circuit/wiring board
211	PWB ASSY,PCMCIA/SOUND BOARD	PCMCIA/Sound printed circuit/wiring board
212	PWB ASSY,KEYSCAN BD	keysean printed circuit/wiring board
213	MICROFLOPPY DRIVE,11 MM	floppy drive
222	NAMEPLATE, ACTIVE MATRIX COLOR	Nameplate
	COVER,LCD SCREWS	screws for LCD
	SCREW,TORX,PLASTITE,PAN,2-28 X .500	screws
	SCREW,TORX,PLASTITE,4-20 X .250	screws
230	SCREW,TORX,SLOTTED,2–28 X.375",CARBON	screws
231	SCREW,TORX,MACHINE,BUTTON,2–56 X .1250	screws
232	SCREW,W/THREAD LOCK	screws
233	SCREW,SLOT-TORX,MACHINE,PAN,4-40 X .188	screws
234	SCREW,TORX,MACHINE,FLAT,4-40 X .375	screws
	SCREW,METRIC,TORX,MACH,FLH,M3-0.5 X 6	screws
236	SCREW,TORX,4-20 X.375*,CARBON STEEL	screws
	SCREW,MACH,FLAT,PH,4-40 X .188	screws
	SCREW,TORX,MACHINE.PAN,4-40 X .125	screws
	SCREW,TORX,MACHINE,4-40 X .250	screws
	SCREW,SLOT-TORX,PLASTITE,PAN,4-20 X 1.25	screws
241	SCREW,SLOT-TORX,PLASTITE,PAN,2-28 X .188	screws
242	SCREW,TORX,MACHINE.2-56 X .250	screws
	SCREW,TORX,MACHINE,BUTTON,2–56 X .1875	screws
244	CABLE ASSY,LCD,RIGHT,W/O TAPE	cable
	FLEX CABLE,HARD DISK DRIVE	flex cable
	CABLE ASSY,FDD DX4	cable
	CABLE EXTENSION MICROPHONE	cable for microphone
	MEDALLION LABEL "P"	Texas Instruments trademark label
	SECURITY RING	security ring
	PWB ASSY,UNIVERSAL IR MODULE P/D	printed wiring board for IR module
	LENS COVER,IR	lens cover for IR module
	COMPRESSION FOAM,STANDBY SWITCH	foam for standby switch
	BUTTON, STANDBY SWITCH SERIES	standby switch
	Power input	input to computer from external power
	Keyboard	Keyboard input

FIG. 8 shows an enlarged view of the main printed circuit board 210 of FIG. 7. Note the CPU 204 and power input 275 are both on this printed circuit board 210. The present invention can be implemented on the TM5000 by using the software control program, described herein, and the optional deadman timer circuit shown in FIG. 3. The software control program would be run by the CPU 204 in memory (not shown) and communicate to the power switch. The optional deadman timer circuit would also be connected to the power switch 275 and the CPU 204 so that the deadman timer can be reset when necessary. The deadman timer circuit could be placed on the main printed circuit board 210.

FIGS. 9-30 show logic diagrams of an implementation of the main printed circuit board 210 of the TM5000. This logic 60 diagram details how the deadman timer circuit, and the logic for the shutdown procedure could be implemented, along with the other functions of a main printed circuit board.

FIGS. 31-35 show logic diagrams of an implementation of the keyscan printed circuit board 272 of the TM5000. This 65 logic diagram details how the circuit could be designed to implement keyscan functions of the TM5000.

FIGS. 36-47 show logic diagrams of an implementation of the PCMCLA/Sound printed circuit board 211 of the TM5000. This logic diagram details how the circuit could be designed to implement keyscan functions of the TM5000.

FIGS. 48–49 show logic diagrams of an implementation of the IR module printed circuit board 262 of the TM5000. This logic diagram details how the circuit could be designed to implement infra-red module functions of the TM5000.

While several implementations of the preferred embodiment of the invention has been shown and described, various modifications and alternate embodiments will occur to those skilled in the art. For example, process diagrams are also representative of flow diagrams for microcoded and software based embodiments. In addition, various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. Words of inclusion are to be interpreted as nonexhaustive in considering the scope of the invention. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent

15

to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.

An example implementation of the software control program is included below. However, the invention could be 5 implemented in a multitude ways and is not restricted to this implementation. In addition, the software control program includes calls to "FactoryPowerDownTable" and to "Sub-WalkTable" (hereafter referred to as WalkTables). These calls implement the shut down procedure of the invention. An example embodiment is included after the software control program. In this embodiment, devices are shut down in a specific order. However, the WalkTables may be altered to include a shut down procedure for other devices. For example, the WalkTables could shut down a real time clock, serial devices, floppy disk drives, hard disk drives, DMA controllers, interrupt controllers, and other peripheral

16

devices on the main system bus. Further, the shut down procedure may include peripheral devices connected serially, or through the parallel port. In addition, the Walk-Tables could shut down peripheral devices on main system buses such as ESDI, AT, or PCI and may include devices on auxiliary buses, such as USB or 1394. Moreover, Walk-Tables could even shut down the entire bus itself. Furthermore, the WalkTables could even shut down portions of or the entire docking station that a portable computer may be connected to. These are just a few examples of what the shut down procedure could include and not meant to be an exhaustive listing. Various modifications and combinations of the illustrative shut down procedure, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.

17

```
; ORIGINAL CODER: La Vaughn F. Watts, Jr.
                                                 Near Entry Point
5
     ; PmInit -- Initialize power management
      ;! Entry: None
     ; Exit: All registers preserved
10
      ; This function is called during POST before executing INT 19h.
     public PmInit
     PmInit proc near
15
          assume ds:nothing,es:nothing,fs:nothing,gs:nothing
                                           ;Enable Smart Power Switch
      IFDEF zzzlily
             push
                       \mathbf{c}\mathbf{x}
20
             mov
                       cx,0
                       al,0e2h
             in
                       al,NOT 7
             and
                       0e2h,al
                                           ;Kill software control
             out
             loop
                       al,02h
25
             or
                       0e2h,al
             out
             loop
                       al,1
             or
                                           ;Smart power switch enabled
30
             out
                       0e2h,al
                       СX
      ENDIF
      ;This code is called on exit of the PM initialization
     ;Restore all registers and quit.
     IFDEF zzzlily
                                           ;Bring back the power switch
      Quit:
                       gs
40
                       fs
             pop
             pop
                       es
                       ds
             pop
             popad
```

TI-21405 Page 23

	popfd		
5	AbortPmInit: Extrn Call	ExtCmosCsum:near ExtCmosCsum	
10	mov out in in and cmp	al,3bh 70h,al al,71h al,0e1h al,01000000b al,0	
15	jne extrn extrn	quitswitch VidSuspend:near HDDDisable:near	
	call	HDDDisable	;Take hard drive Down!
20	CLI		
25	in and out jmp	al,0e2h al,NOT 3 0e2h,al \$;5.08.1 ;Smart disabled, power off if needed
	quitswitch:		
	push push	ax cx	
30	Include Deadman	n.Inc	;Delays needed to ;initialize on powerup the R/C
35	mov	cx,DEADMANDELA	ΛY
33	DeadmanPm1De	lay:	
	j mp loop	\$+2 DeadmanPm1Dclay	
40	in or out	al,0e0h al,01000000b 0eIh,al	;Turn on Power Switch SMI ;Clear interrupts

TI-21405 Page 24

```
cx,DEADMANDELAY
              mov
     DeadmanPm2Delay:
5
              jmp
                        DeadmanPm2Delay
              loop
                        0e0h,al
              out
                        $
              loop
10
     ;Is this a factory link? If so, leave Deadman timer off
     ;Otherwise turn it on!
                        ax,cs:BPVersion
              mov
                        ah,0f0h
                                             ;Test version?
15
              and
                        ah,0f0h
                                              ;Maybe
              cmp
                                             ;NOP!
              je
                        FactoryExit
                        al,0e2h
              in
                                             ;Turn it On-Deadman 5.07.01
20
                        al,04h
              or
                        0e2h,al
                                             ;Done
                        cx,DEADMANDELAY
              mov
     DeadmanPm3Delay:
25
              jmp
                        DeadmanPm3Delay
              loop
      FactoryExit:
30
                        CX
              pop
              pop
                        ax
              ret
                                             ;zzzlily
      ELSE
35
      Quit:
              pop
                        fs
              pop
              pop
                        es
                        đs
              pop
40
              popad
              popfd
      AbortPmInit:
```

TI-21405 Page 25

23 24

	ret ENDIF		;zzzlily
5	;File Deadman.inc DEADMANDEL ;Comments: 1000 ;Comments: so do :Comments: Does	works greattrying to mi es 100,50,10	;1.6 plus one for good measure in the delay now.
10	; reme ; and 120	mber we need delay that)MHz, so put some marg =1.6 factor	
15			will terminate the smart switch shutdown to new OS operating
20	APMIFunc04 IFDEF zzzlily	proc near	;Arm Interrupts
20	; ;Reset Deadman Timer		Gives MS 15 seconds to get back
	; push	ax	
25	in mov and	al,0e2h ah,al al,NOT 04	;5.08.1
30	out mov out	0e2h,al al,ah 0e2h,al	;Force to ZERO! ;5.08.1 ;5.08.1 Reset Complete
	pop	ax	
35	STI ENDIF		;zzzlily ;connection is established
40	ret APMIFunc04	endp	
	;This code is calle	proc near d by the OS every 1 to 5 itch and other power man	secondswelook at the event agement devices.

TI-21405 Page 26

	zzzlily		;Downcount Temperature
,	Deadman '		Gives MS 15 seconds to get back
;			
	push	cx	
	in	al,0c2h	
	or	al,4	
	out	0e2h,al	;Force to one!
	mov	cx,DEADMANDELA	ΛY
Deadma	ın l Delay:		
	jmp	\$+2	
	loop	Deadman1Delay	
	and	al,NOΓ4	
	out	0e2h,al	;Toggles to zero and leaves on NOW
	mov	cx,DEADMANDELA	ΛY
Deadma	ın2Delay:		
	jmp	\$+2	
	loop	Deadman2Delay	
	or	al,4	;Resets to 15 seconds
	out	0e2h,al	;Done
	pop	сх	
;Test fo	r Wav/sou	ınd/IR active	
; ;Scan fo	or Unwant	ed SMI events	
;	pushf		
	cli		;Interrupts disabled
	in	al,0e1h	;Get interrupt mask please
	and	al, Odfh	;make sure dock bit not set ;dock bit means dock present, not an SMI
	cmp	al,0d3h	;Value of no interrupts pending
	je .	KillUnwantedSmi	;Kill them out !
	xor	al,0d3h	;Flip the bits
	xchg	al,ah	-
	in	al,0e0h	;Mask active
	111	an, occur	,17111311 1001170

TI-21405 Page 27

		jz	KillUnwantedSmi	;Nothing logged
5	; ;We hav ;	re an valid	Smi posted, now we need	I to process!
	IFDEF	zzzlilyp		;5.08.1 Force Software SMI
10		mov in xchg	ah,59h al,0f2h al,ah	;Get old value
		out in or	Of2h,al al,Of3h al,10h	;Selected ;Old value ;Arm SMI
15		out	Of3h,al	;Done
20		mov out in and	al,7fh 0f2h,al al,0f3h al, NOT 1	;Set up for low to high trans
		out	0f3h,al	;Done
		or	al,1	;low to high, please
25		STI out	Of3h,al	;Arm CPU interrupts ;Initiate the interrupt
30		push mov loop loop loop	cx cx,0 \$ \$ \$;Wait for interrupt
35		loop pop	\$ cx	;Interrupt complete
40		CLI mov out in and out xchg	al,59h 0f2h,al al,0f3h al,NOT 10h 0f3h,al al,ah	;Setup for clean up ;just in case, reset it ;Kill the SMI ;Done

TI-21405 Page 28

30

		out CLI	0f2h,al	;Reset 0F2h ;Disable again as we fixup
5	; ;We hav ;	e processed	the valid Smi posted!	
	KillUnw	vantedSmi:	ax,01059h	;Kill the SMI
10		Extrn call mov	CfgClearBits:near CfgClearBits ax,017dh	;Done
	ENDIF	call popf	CfgClearBits	;Clr the interrupt ;Clean up stack ;zzzlilyp
15		zzzlilyd		;Is it a Lilyd?-Yes, then add SoftSMI ;Yes, we must add SMI software
	; ;We hav ;	e processed	the valid Smi posted!	; res, we must add SMI software
20	KillUnw	vantedSmi:		;Clean up stack
25	ENDIF			;zzzlilyd
23	; ;We are	now free o	f that issue, at lease for n	low!
30	;	mov call test inz	al,38h CmosRead ah,08h NoFunc08PCChange	;Value with Sound/IR active ;Read it ;Sound/IR bit ON = Active ;Do not compute this time
35		extrn extrn	DoThermalManagemer BPPowerChange:near	•
		mov call	al,7ah CmosRead	;Get the seconds passed for test ;Done
40	•	test jz	ah,40h SkipBatteryCap	;Get Battery Capacity Request active ;Skip this request
	;We nee	ed a read for	r the battery capacity	

TI-21405 Page 29

31

	Extrn Call jnc	ReadLilyBattery:near ReadLilyBattery HaveBatteryData	;Data is good, update it		
5		nannel available, use previous data atteries/battery installed, tell user			
10	cmp je	bx,0 NoFunc08PCChange	;Bad data point		
10	;Setup unknown i	for user			
	; mov	al,7fh	;Unknown?		
15	HaveBatteryData	:			
	; ;Data good;AL =	Percent available, ch = st	atus slot a cl =status slot b		
20	mov xchg mov call	ah,39h al,ah bl,7fh CmosWriteMask	;Mask to write ;Done and its good!		
25	;Protect against th	he power switch being turn	ned off during update		
23	xchg pushf cli	bx,ax	; ; ;Disable interrupts		
30	in mov or	al,0e2h ah,al al,3	;Get software status ; ;Force to software override		
	out xchg mov	Oe2h,al ax,bx ax,007ah	; ;Read to write data		
35	mov call Call	bl,40h CmosWriteMask ExtCmosCsum	;Reset the Request Bit		
40	xchg xchg out popf	ax,bx ah,al 0e2h,al	; ; ;Put switch back to way it was ;Restore interrupts to way it was		
	popi		,		

TI-21405 Page 30

	jmp	short NoFunc08PCCh	ange
	SkipBatteryCap:		
	mov	bl,ah	;Power status flag
5	and	ah,3fh	;Number of minutes
	and	b1,80h	;PowerChange flag
	;		
	;Look at power ch	ange status	
10	, in	al,0e3h	Port containing AC information
••	and	al,00001000b	
	shl	al,4	;Align with old value
	dec	ah	. •
	cmp	ah,0	;Time to read?
15	ine	ThermalTest1	;Not yet
	mov	ah,63	;63= seconds for a minutes; best we
	call	DoThermalManageme	nt; can do and allow up to 3 battery
			reads during cycle!
	ThermalTest1:		
20	emp	al,bl	;PowerChange state occured?
	je	ThermalTest2	;Nop
	call	BPPowerChange	;Execute the power state change code
	or	ah,40h	;Force battery read once a DoPowerC
25	ThermalTest2:		
	and	ah,7fh	
	or	ah,al	;New value to write
	mov	al,7ah	
30	;		
	Protect against th	e power switch being tur	ned off during update
	;	_	
	xchg	bx,ax	
	pushf		
35	cli		;Disable interrupts
	in	al,0e2h	;Get software status
	mov	ah,al	;
	or	al,3	;Force to software override
	out	0e2h,al	
40	xchg	ax,bx	;Read to write data
	Extrn	CmosWrite:near	
	Call	CmosWrite	
	Extrn	ExtCmosCsum:near	

TI-21405 Page 31

35

36

	Call	ExtCmosCsum	
5	xchg xchg out popf	ax,bx ah,al 0e2h,al	;Put switch back to way it was ;Restore interrupts to way it was
10	;;End of protecting; ; NoFunc08PCChan;return to OS her	ge:	
	ENDIF	····	;zzzlily
15	;management vecto		er management and thermal
	BPPowerCheck: in and	al,0e1h al,01000000b	;Please call only in DOS ;Get PS State ;PowerSwitch State
20	jne	BPNoFuncSupport	;Switch is NOT to "turn it off"
	turn off if switch is; this code can be le		oes not have power switch intelligence
25	; in ; test	al, 0e1h al, 020h	;switch off, check to see if we be docked ;
	; jnz	BPNoFuncSupport	;ignore off position if docked
30	; ;Insert the walk tab	oles here	
	in	al,0e2h	;Deadman active?
35	following code is If it is on now, po		oftware override for windows.
	; and al,	,04h PNoFuncSupport	;Maybe ;Yes, Skip the power down
40	in and	al,0e0h al,01000000b	;Mask wanted?
	je	BPNoFuncSupport	;Nop, skip this request

37

38

	extrn mov	FactoryPowerDownTal si, offset FactoryPower	
	extrn	SubWalkTable:near	
5	call	SubWalkTable	
	jmp	short BPGoDownDown	nDown
	BPPowerDown:		;Factory turnpower off
10	;Insert the walk tab	les here	
	extrn mov	FactoryPowerDownTal si, offset FactoryPower	•
15	call	SubWalkTable	
	BPGoDownDown	Down:	
	Extrn	TurnPowerOff:near	
20	in	al,0e2h	Get power switch to clr
	and	al,11111000b	;Turn it off
	or	al,00000011b	;Turn it on
	out	0e2h,al	
	loop	\$	
25			
	Call	TurnPowerOff	
	jmp	BPNoFuncSupport	
	BPGetVersion:		
30	mov	bx,cs:word ptr BPVers	ion
	mov	ax,cs:word ptr BPRevis	sion
	STI		
	clc		
	ret		
35			
4()	This code lands here if an interrupt has happened by the SMI. ;We look to see if power switch has been hitif smart power switch is ;programmed to be "Save-to-Disk" we generate the Save to disk event. ;Smart power switch is set to "suspend or standby" then we can generate ;the suspend or standby event. All events are transferred to OS for ;final operation where they turn around and call APMIFunction 07 to ;turn off power after cleaning up or saving to disk. If shutdown (super ;one) is running, then we pass the event to him for file savings and task		

39

40

```
closings prior to giving the event to OS.
      ;Note: APMIFunction07 is the same as the turnpoweroff code above.
      ;Note: there are two ways that we support this smartpower switch for the
      ;user control;
      ;1. Let the hardware map the interrupt of the smart power switch to the
      ;suspend, standby, donothing, save-to-disk, turn power off event.
      ;2. Read one common event and let the software read emos map that contains
      ;the user setup option and map it after we get the same hardware event.
10
      SMI_Interrupt:
      ;Test for power switch turning off - timing issue
                          ah,40h
                                                  ;Check for AC/PowerSwitch request
               test
                          PPLatch
                                                  Process Powerswitch: bit = 0
15
               jz
                                                  ;Check for Suspend Key
               test
                          ah,8
                          PSKey
                                                  ;Process Suspend Key: bit =1
               jnz
                                                  ;Check Stby Key
               test
                          ah,4
                                                  Process Stby Key: bit =1
               jnz
                          PStbyKey
                                                  Check Closed Cover latch
               test
                          ah,2
20
                          PCLatch
                                                  ;Process closed cover latch : bit =1
               įΖ
                                                  ;Check low battery alarm
               test
                          ah,1
                                                  Process low battery alarm: bit =0
                          PBLatch
               jΖ
                                                  ;Check Dock/Undock Request
                          ah,20h
               test
                                                  ;Process Dock/Undock Request : bit =0
25
               jnz
                          PDLatch
                                                  Check for AC/PowerSwitch request
                          ah,40h
               test
                                                  ; Process Powerswitch : bit = 0
               įΖ
                          PPLatch
                                                  ;Check for EZ-dock com request
                          ah,10h
               test
                          PELatch
                                                  ;Process EZ-Dock com: bit =1
               įΖ
                                                  ;No more request, just in case,
30
                          PDLatch
                                                  ;Process apparent Dock/Undock Request
               jmp
                                                  ;Interrupt accept Mask
                          al,0e0h
               in
                          0e1h,al
                                                  ;clr all since we should not be here.
               out
35
       NoActionKey:
                          ax, 0107dh
                                                  ;Clear status Using EXTSMI0
               mov
               call
                          CfgClearBits
                                                  ;Finished here!
               RET
40
       ;Process routines
       PSKey:
                                                  ;Suspend Key
```

5	mov out mov call Cf	al,8 0e1h,al ax, 0107dh gClearBits	;ah&al=E1h ;Clr interrupt ;Done ;Clear status Using EXTSMIO ;
	SusLBatAction:		
	mov	al,5ch	;Get suspend key action needed
	mov	ы,11000000ь	;Get options
10	Sus Action:		
	call	CmosReadMask	
	cmp	ah,0	
	je	NoActionKey	;Ignore this key
	cmp	ah,2	;Stby wanted?
15	je	ActionStby	;Yep
	cmp	ah,1	
	je	ActionSus	;Suspend action
	jmp	SaveDiskAction	;Save-to-Disk
	PStbyKey:		
20			a.
	mov	al,4	;Clr interrupt
	out	0e1h,al	;Done
	mov	ax, 0107dh	;Clear status Using EXTSMI0
	call	CfgClearBits	;
25			
	ActionStby:	TA00L	
	TREPOI	K 1 0880	
20	; ;Test for Wav/sou	nd/IR active	
30	;	-1 20h	;Value with Sound/IR active
	mov	al,38h CmosRead	;Read it
	call		;Sound/IR bit ON = Active
	test	ah,08h	;Do not compute this time
2.5	jnz	NoActionKey	,Do not compute uns ume
.35	JMP	GlobalStby	;Do it
	ActionSus:		
	TREPO	RT	084h
40			~
70	;Test for Wav/sou	nd/IR active	
	; mov	al,38h	;Value with Sound/IR active

TI-21405 Page 35

		call	CmosRead	;Read it
		test	ah,08h	;Sound/IR bit ON = Active
		jnz	NoActionKey	;Do not compute this time
5		JMP	GlobalSus	;Do it
	D-11'-	DOIl		
	Public PCLatel	PCLatch		:Process closed cover latch : bit =1
	rcLaic	extrn	Video_Global:near	, rrecess crossed cover ratem. on -r
10		extrn	Video UnGlobal:near	
10		CAUII	VIOCO_ONGIODALINOA	
	, :Note: L	owtime 40	:6c words	
	:	40:6e wo		
	,			
15		push	cx	
		mov	cx,7	;Number of seconds to delay/3
		extrn	KeyDisable:ncar	
		extrn	KeyEnable:near	
		extrn	WaitSecDelay:near	
20				
	StallPC	Latch:		
		call	KeyDisable	
		call	WaitSecDelay	;Wait one second
25		in	al,0e1h	:Read the Cover latch & Low Bat
23		test	al,2	;Still down?
		jnz	PCLatchAbort	;Nop, abort the saving status
		test	al,40h	,1vop, about me saving suites
		iz	PPLatch	turn power off
30		call	KeyEnable	, pe
		call	WaitSecDelay	;Wait one second
		in	al,0e1h	;Read the Cover latch & Low Bat
		test	al,2	;Still down?
		jnz	PCLatch Abort	;Nop, abort the saving status
35		test	al,40h	
		jz	PPLatch	;turn power off
		loop	StallPCLatch	
		_		
	CCLBD			n 12 G 1.101 n:
40		in	al,0e1h	;Read the Cover latch & Low Bat
		test	al,2	;Still down?
		jnz	PCLatchAbort	;Nop, abort the saving status
		test	al,40h	

TI-21405 Page 36

45

	jz	PPLatch	;turn power off
	call	Keydisable	
	pop	cx	;Clean Stack off
	mov	al,2	
5	out	0e1h,al	;Clear Interrupt - Both!
	mov	al,5ch	;Get suspend key action needed
	mov	ы,00110000ь	;Get options
	jmp	SusAction	;Process based on user
10	Public PCLatchAbo	ort	
	PCLatchAbort:		
	Call	KeyEnable	
	mov	ah,5ah	;Read current status
	call	CfgRead	Get the value
15	and	ah,20h	;Alarms on?
	cmp	ah,20h	;maybe
	jne	PCLatchAb1	;Nop
	mov	ax,205ah	
	call	CfgClearBits	clear alarm suspend request
20	xor	cx,cx	
	loop	\$	
	mov	ax,205ah	
	call	CfgSetBits	
	хог	cx,cx	
25	loop	\$	
	PCLatchAb1:		
	pop	сх	;Clean Stack off
	mov	al,2	
30			
	out	0e1h,al	;Clear Interrupt
	mov	ax, 0047dh	;Clear status
	call	CfgClearBits	
35	jmp	NoActionKey	
	PBLatch_Clr:		;low battery while docked
	mov	al,001h	,
	out	0e1h,al	;Clear Interrupt
40	jmp	No Action Key	,
-10	limb.	Ja avasvanaby	
	; ;We have standby h	nere	
	,		

TI-21405 Page 37

	;			
5	PBLatch	n: call	APMBattLowNotify	;Process low battery alarm : bit =0 ;Tell APM
3		push mov	cx cx,4	;Number of seconds to delay/2
	StallPBI	Laich:		
10		call	KeyDisable	
		call	WaitSecDelay	;Wait one second
		in	al,0e1h	;Read the Cover latch & Low Bat
		test	al,1	;Still down?
15		jnz	PBLatchAbort	;Nop, abort the saving status
		test	al,40h	
		jz	PPLatch	;turn power off
20		call	KeyEnable	
		call	WaitSecDelay	;Wait one second
		in	al,0e1h	;Read the Cover latch & Low Bat
		test	al,1	;Still down?
25		jnz	PBLatch Abort	;Nop, abort the saving status
		test	al,40h	
		jz	PPLatch	turn power off
30		loop	StallPBLatch	
	LBDoit	:		
		in	al,0e1h	;Read the Cover latch & Low Bat
		test	al,1	;Still down?
35		jnz	PBLatchAbort	;Nop, abort the saving status
		test	al,40h	_
		jz	PPLatch	;turn power off
40		call	Keydisable	
		pop mov	cx al,1	;Clean Stack off

TI-21405 Page 38

49

	out mov mov jmp	0e1h,al al,5ch bl,00110000b SusAction	;Clear Interrupt - Both! ;Get suspend key action needed ;Get options ;Process based on user
5	Public PBLatch/	Abort	
	PBLatchAbort:	HIOR	
	Call	KeyEnable	
10	mov	ah,5ah	;Read current status
	call	CfgRead	;Get the value
	and	ah,20h	;Alarms on?
	cmp	ah,20h	;maybe
	jne	PBLatchAbl	;Nop
15	mov	ax,205ah	
	call	CfgClearBits	;clear alarm suspend request
	хол	cx,cx	
	loop	\$	
	mov	ax,205ah	
20			
	call	CfgSetBits	
	xor	cx,cx	
	loop	\$	
25	PBLatchAb1:		
	pop	сх	;Clean Stack off
	mov	al,1	
	out	0e1h,al	;Clear Interrupt
30			~~
	mov	ax, 0047dh	;Clear status
	call	CfgClearBits	
	jmp	NoActionKey	
35	PDLatch:		;Process Dock/Undock Request : bit =0
	in	al, 0e1h	;are we docked?
	test	al, 020h	
	jz	NotDocked	
40	•		
	Docked:		
	in	al, 0e0h	;disable closed cover SMI
	and	al, Ofdh	

TI-21405 Page 39

	out	t 0e0h, al	
	jm	p @f	
	NotDocked:		
5	in	al, 0e3h	;are we AC power?
	tes		
	jnz		;yes, don't worry about cover
	in	al, 0e0h	;else, enable closed cover SMI
	or	al, 02h	
01	out	t 0e0h, al	
	@@:		
	mo	ov al, 020h	;clear dock/undock SMI
	out	t 0e1h, al	
15	jm	p NoActionKe	y
	PPLatch_Ch	ing:	;power switch changed while docked
	mo	ov ah, 098h	;switch is on flag - debug stuff
	in	al, 0e1h	;check power switch position
20	and	d al, 040h	
	jnz	ef @f	
	in	al, 0e3h	;check for ac power
	and	d al, 08h	
	jz	PPLatch2	turn off if on battery;
25	jm	p PStbyKey	else go into Standby
	mo		;switch is off flag - debug stuff
	@@:	ŕ	
	mo	ov al, 040h	clear power switch SMI
	out	t Oelh, al	•
30	j m _l	p NoActionKe	y
	PPLatch:		; Process Powerswitch : bit = 0
	@@:		;we will process power switch
35	PPLatch2:		
	mo	,-	
	out	t 0e0h,al	;Kill all interrupts
	mo	•	
	out	t 0e1h,al	;Clr all pending ones
40			
	;		
	;Insert the w	alk tables here	
	;		

TI-21405 Page 40

	extrn	PowerDownTable:byte		
	mov	si, offset PowerDownTable		
	extrn	SubWalkTable:near		
	call	SubWalkTable		
5				
	Public TurnPower	Off		
	TumPowerOff pr	roc near		
	Extrn	ExtCmosCsum:near		
	Call	ExtCmosCsum		
10				
	turnpwroff:			
	CLI		;Disable interrupts	
	mov	al,0		
	out	0e0h,al	;Kill all interrupts	
15	mov	al,-1	,	
13	out	0e1h,al	;Clr all pending ones	
	Out	ocin,ai	,en an peneing ones	
	in	al.0e2h		
	and	al,NOT 4	:Turn off Power Deadman	
20		0e2h,al	:Done	
20	out	vezii,ai	,DONC	
		al,7	;Turn on Software Control/Deadman	
	or	•	:Done	
	out	0e2h,al	,Done	
25	1	A NICYT 2	;Turn off software Control	
25	and	al,NOT 3	; turn off software Condor	
	out	0e2h,al		
		1.1	Toron and afficient	
	or	al,1	;Turn power off please	
••	out	0e2h,al	;Done!	
30	Forever: JMP	Forever	;Spin until loss of power or deadman control	
	TurnPowerOff er	ndp		
			n man i l'el	
	PELatch:		;Process EZ-Dock com: bit =1	
35	in	al,0e0h		
	out	0e1h,al	;clear interrupt	
	mov	ax, 0017dh	;Clcar status Using EXTSMI0	
	call	CfgClearBits		
40	jmp	NoActionKey		
	SaveDiskAction:			
	extrn	SaveToDisk:near		

TI-21405 Page 41

55 56

```
call
                        SaveToDisk
      ;Need to add critical resume to que if Windows 95
 5
                        al,0ffh
              mov
              out
                        0elh,al
                                              ;zzzlilly
      endif
              ret
      APMIFunc0b endp
10
15
      Beginning of Walktable examples:
                                              ;COM, LPT suspend code
20
            extrn Com_Lpt_Suspend:near
                                              ;COM, LPT resume code
             extrn Com_Lpt_Resume:near
            extrn Floppy_Suspend:near
                                              ;FLOPPY suspend code
                                              ;FLOPPY resume code
            extrn Floppy_Resume:near
            extrn FPU_Suspend:near
                                              ;Coprocessor suspend code
25
            extrn FPU_Resume:near
                                              ;Coprocessor resume code
                                              ;KBD suspend code
            extrn Keyboard_Suspend:near
            extrn Keyboard_Resume:near
                                              ;KBD resume code
            extrn Video_Global:near
                                              ;VIDEO panel off and suspend code
30
                                              ;VIDEO panel on and resume code
            extrn Video_UnGlobal:near
            extrn MarkUTime:near
                                              ;External for Features SuspendVideo
      IFDEF zzzlily
            extrn VidSuspend:near
                                              ;Video___P
35
             extrn SetAutoSuspendTimer:near
            extrn ClrAutoSuspendTimer:near
             extrn HDDDisable:near
            extrn HDDUp:near
40
            extrn KeyEnable:near
             extrn KeyDisable:near
             extrn PCISleep:near
             extrn PCIInit:near
```



```
extrn SuspendInitialize:near
             extrn ClrActivityTimer:near
             extrn DozeInitialize:near
      ENDIF ;zzzlily
 5
      ; SUSPENDTable - User may alter the sequence in the SUSPENDTable, also,
                user may add customization code in this SUSPENDTable.
                For example, VPx_Suspend is to set value to power
                register 0/1 to turn on/off devices that connected to
10
                power register 0/1.
          public SuspendTable
      SuspendTable label word
15
      IFDEF zzzlily
                                                ;Suspend Table - Devices
                   offset ClrAutoSuspendTimer
             dw
                   offset ClrActivityTimer
             dw
                   offset VidSuspend
                                                ;Place Screen Memory into suspend
             đw
                                                ;Take hard drive Down!
20
             dw
                   offset HDDDisable
                                                ;Coprocessor suspend now, 6th executed
                   offset FPU_Suspend
             dw
                   offset SirOff
                                                ;Sleep SIR Leds
                   WaitSecDelay
                                                ;Debug
             dw
                   offset KeyDisable
             dw
25
                   WaitSecDelay
                                                ;Debug
             dw
                                                ;Sleep PCI bus
                   offset PCISleep
             dw
      ENDIF ;zzzlily
                   END_TABLE
                                                ;End of table, do not add anything
             dw
30
      ; RESUME Functions - Resume table, please see SUSPENDTable for references.
          public ResumeTable
      ResumeTable label word
      IFDEF zzzlily
                                                ;Add PCIInit
35
             extrn WaitSecDelay:near
                                                ;Debug
      ; This table was modified by Ashish Hira. The table was
      ; rearraged to solve a problem when resuming from suspend. Trouble
40
      ; report reference number 2897.
        Description:
        External PS2 mouse erratic sometimes, but the internal works when
```

TI-21405 Page 43

```
; coming out of suspend or standby.
        Found out - the sequence of resuming had a impact on keyboard being
        enable for the first few seconds when resuming. If the user moved the
      ; external mouse in that time, the mouse goes erratic.
                  offset PCIInit
                                              ; Bring up PCI Bus
            dw
                   offset MarkUTime
            dw
                   offset FPU_Resume
            dw
10
            dw
                  offset SuspendInitialize;
                                              ; Use Keyboard from BatteryPro
                   offset KeyEnable
            dw
                   offset Video_Unglobal
            dw
            dw
                   offset SirOn
15
      ENDIF ;zzzlily
                  END_TABLE
            dw
      ; GLOBAL Functions - Global Standby table, please see SUSPENDTable for
                  references.
20
          public GlobalTable
      GlobalTable label word
                                               ;Global Suspend table
      IFDEF zzzlily
                  offset Video_Global
             dw
25
             dw
                   offset SetAutoSuspendTimer
            dw
                   END_TABLE
      ENDIF ;zzzlily
      IFDEF zzzlily
                                               ;PowerChange Table
          Public PChangeTable
      PChangeTable label word
30
             extrn SoundTVInitialize:near
                                               ;vw-done;Setup Sound/TV modes
                   SoundTVInitialize
             dw
                                               ;Initialize PCI bus
             dw
                   PCIInit
             extrn HDSetTim:near
                                               ;vw-done;Initialize HDD Timeouts
             dw HDSetTim
35
             extrn LocalInitialize:near
             dw LocalInitialize
             extrn GlobalInitialize:near
             dw GlobalInitialize
40
             dw
                   SuspendInitialize
                  END_TABLE
             dw
      ENDIF ;zzzlily
```

TI-21405 Page 44

61

62

```
; UNGLOBAL Functions - Exit Global Standby table, please see SUSPENDTable
                  for references.
          public ExitGlobalTable
     ExitGlobalTable label word
      IFDEF zzzlily
                                              ;Add PCIInit
                                              ;Bring up PCI Bus
            dw
                  PCIInit
                  SuspendInitialize
            dw
                  offset Video_UnGlobal
            dw
                  END_TABLE
10
            dw
      ENDIF ;zzzlily
            dw
                 END_TABLE
                                              ;Smart Pwer switch table
      IFDEF zzzlily
15
      ; POWERDOWNTABLE - User may alter the sequence in the POWERDOWNTable, also,
               user may add customization code in this Table.
               For example, VPx_Suspend is to set value to power
               register 0/1 to turn on/off devices that connected to
20
               power register 0/1.
      public PowerDownTable
      PowerDownTable label word
                                              ;Place Screen Memory into suspend
            dw
                  offset VidSuspend
                                              ;Take hard drive Down!
                  offset HDDDisable
25
            dw
                  END_TABLE
                                              ;End of table, do not add anything
            dw
      public FactoryPowerDownTable
      FactoryPowerDownTable label word
                  offset HDDDisable
                                              ;Take hard drive Down!
30
            dw
            dw
                  END_TABLE
                                              ;End of table, do not add anything
      ENDIF ;zzzlily
```

63

What is claimed is:

- 1. An apparatus, comprising:
- a means for user input;
- a means for output;
- a processor coupled to said means for user input and means for output;
- a software controlled switch for coupling power to said processor, said switch having a first mode of operation wherein power to said processor is terminated substantially simultaneously with user actuation of said switch, and a second mode of operation wherein power to said processor is terminated upon completion of both said switch being user actuated and software releasing control of said switch at a time not substantially simultaneous with user actuation of said switch; and
- a timer circuit coupled to said switch, said timer circuit including a power off timer with a set value that initiates a shut down procedure when said power off timer times out.
- 2. The apparatus of claim 1, wherein said software controlled switch further includes a third mode of operation wherein power to said processor is terminated upon completion of said switch being user actuated and one of said software releasing control of said switch within a time 25 period less than said set value and said power off timer completing said shut down procedure in the event said software does not release control of said switch within a time period less than said set value.
- 3. The apparatus of claim 2, wherein said software sets said power off timer to time out instantly upon completion of both said switch being user actuated and said software releasing control of said switch prior to said time period reaching said set value.
- 4. The apparatus of claim 1, wherein said software controlling said switch in said second mode of operation initiates a software shutdown process.
- 5. The apparatus of claim 1, wherein said software controlling said switch in said second mode of operation initiates a hardware shutdown process.
- 6. The apparatus of claim 1, wherein said software controlling said switch in said second mode of operation initiates a software and hardware shutdown process.
- 7. The apparatus of claim 1, wherein said set value is a default value.
- 8. The apparatus of claim 1, wherein said software sets said default value.
- 9. The apparatus of claim 1, wherein a user of said apparatus sets said default value.
- 10. The apparatus of claim 1, wherein said set value is 50 resetable by said processor.
- 11. The apparatus of claim 1, wherein said processor is a central processing unit (CPU).
- 12. The apparatus of claim 1, wherein said processor is an application processor.
- 13. The apparatus of claim 1, wherein said apparatus is a computer.
- 14. The computer of claim 13, wherein said software is implemented in the bootup process of said computer.
- 15. The computer of claim 13, wherein said software is 60 implemented when a user of said computer actuates said switch.
- 16. The computer of claim 13, wherein said software controlled switch further includes a power failure mode wherein a power shut down procedure is initiated in the 65 event that battery power level drops below a predetermined value.

- 17. The computer of claim 13, wherein when said power switch is actuated to be on, the system boots, the software boots, the Basic Input/Output System (BIOS) initializes and then the timer is set to zero and the power switch is activated in said first mode of operation.
- 18. The computer of claim 17, wherein subsequent to said power switch being activated in said first mode of operation, and through the process of initializing the rest of the computer's system, said software determines whether or not to change said switch from said first mode of operation to said second mode of operation.
- 19. The computer of claim 13, wherein said switch is programmed to watch for a System Management Interrupt (SMI).
- 20. The computer of claim 19, wherein said switch is set to act real time upon an SMI.
- 21. The computer of claim 20, wherein when the SMI interrupt is detected, the heads of a hard drive coupled to said processor are positioned and parked, the power to the hard drive and a display coupled to the processor is terminated, after which the CMOS parameters that need to be saved are saved.
 - 22. The computer of claim 13, wherein said switch is set to act upon an SMI at a later time.
 - 23. The computer of claim 22, wherein said software allows the computer's operating system and other programs to prepare for shut down, including but not limited to, closing files, updating any pertinent parameters, after which the heads of a hard drive coupled to said processor are positioned and parked, the power to the hard drive and a display coupled to the processor is terminated, after which the CMOS parameters that need to be saved are saved.
 - 24. A computer, comprising:
 - a display;
 - a keyboard;
 - a central processor unit (CPU) coupled to said display and said keyboard;
 - a software controlled switch for coupling power to said central processing unit (CPU), said switch having a first mode of operation wherein power to said processor is terminated substantially simultaneously with user actuation of said switch, and a second mode of operation wherein power to said central processing unit (CPU) is terminated upon completion of both said switch being user actuated and software releasing control of said switch at a time not substantially simultaneous with user actuation of said switch; and
 - a timer circuit coupled to said switch, said timer circuit including a power off timer with a set value that initiates a shut down procedure when said power off timer times out.
 - 25. The computer of claim 24, wherein said software controlled switch further includes a third mode of operation wherein power to said central processing unit (CPU) is terminated upon completion of said switch being user actuated and one of said software releasing control of said switch within a time period less than said set value and said power off timer completing said shut down procedure in the event said software does not release control of said switch within a time period less than said set value.
 - 26. The computer of claim 25, wherein said software sets said power off timer to time out instantly upon completion of both said switch being actuated and said software releasing control of said switch prior to said time period reaching said set value.
 - 27. The computer of claim 24, wherein said software controlling said switch in said second mode of operation initiates a software shutdown process.

65

- 28. The computer of claim 24, wherein said software controlling said switch in said second mode of operation initiates a hardware shutdown process.
- 29. The computer of claim 24, wherein said software controlling said switch in said second mode of operation 5 initiates a software and hardware shutdown process.
- 30. The computer of claim 24, wherein said set value is a default value.
- 31. The computer of claim 24, wherein said software sets said default value.
- 32. The computer of claim 24, wherein a user of said apparatus sets said default value.
- 33. The computer of claim 24, wherein said set value is resetable by said central processing unit (CPU).
- 34. A method of controlling power to an apparatus, comprising the step of:

providing a user input;

providing an output;

providing a processor coupled to said user input and output;

providing a software controlled switch for coupling power to said processor, said switch having a first mode of operation wherein power to said processor is terminated substantially simultaneously with user actuation of said switch, and a second mode of operation wherein power to said processor is terminated upon completion of both said switch being user actuated and software releasing control of said switch at a time not substantially simultaneous with user actuation of said switch; and

providing a timer circuit for coupling to said switch, said timer circuit including a power off timer with a set value that initiates a shut down procedure when said power off timer times out.

- 35. The method of claim 34, wherein said software 35 controlled switch further includes a third mode of operation wherein power to said processor is terminated upon completion of said switch being user actuated and one of said software releasing control of said switch within a time period less than said set value and said power off timer 40 completing said shut down procedure in the event said software does not release control of said switch within a time period less than said set value.
- 36. The method of claim 35, wherein said software sets said power off timer to time out instantly upon completion 45 of both said switch being user actuated and said software releasing control of said switch prior to said time period reaching said set value.
- 37. The method of claim 34, wherein said software controlling said switch in said second mode of operation 50 initiates a software shutdown process.
- 38. The method of claim 34, wherein said software controlling said switch in said second mode of operation initiates a hardware shutdown process.
- 39. The method of claim 34, wherein said software 55 controlling said switch in said second mode of operation initiates a software and hardware shutdown process.
- 40. The method of claim 34, wherein said set value is a default value.
- 41. The method of claim 34, wherein said software sets 60 said default value.
- 42. The method of claim 34, wherein a user of said apparatus sets said default value.
- **43**. The method of claim **34**, wherein said set value is resetable by said processor.
- 44. The method of claim 34, wherein said processor is a central processing unit (CPU).

- 45. The method of claim 34, wherein said processor is an application processor.
- 46. The method of claim 34, wherein said apparatus is a computer.
- 47. The method of claim 46, wherein said software is implemented in the bootup process of said computer.
- **48**. The method of claim **46**, wherein said software is implemented when a user of said computer actuates said switch.
- 49. The method of claim 46, wherein said software controlled switch further includes a power failure mode wherein a power shut down procedure is initiated in the event that battery power level drops below a predetermined value.
- **50**. The method of claim **46**, wherein when said power switch is actuated to be on, the system boots, the software boots, the Basic Input/Output System (BIOS) initializes and then the timer is set to zero and the power switch is activated in said first mode of operation.
- 51. The method of claim 50, wherein subsequent to said power switch being activated in said first mode of operation, and through the process of initializing the rest of the computer's system, said software determines whether or not to change said switch from said first mode of operation to said second mode of operation.
- 52. The method of claim 51, wherein said software allows the computer's operating system and other programs to prepare for shut down, including but not limited to, closing files, updating any pertinent parameters, after which the heads of a hard drive coupled to said processor are positioned and parked, the power to the hard drive and a display coupled to the processor is terminated, after which the CMOS parameters that need to be saved are saved.
- 53. The method of claim 46, wherein said switch is programmed to watch for a System Management Interrupt (SMI).
- 54. The method of claim 53, wherein said switch is set to act real time upon an SMI.
- 55. The method of claim 54, wherein when the SMI interrupt is detected, the heads of a hard drive coupled to said processor are positioned and parked, the power to the hard drive and a display coupled to the processor is terminated, after which the CMOS parameters that need to be saved are saved.
- 56. The method of claim 46, wherein said switch is set to act upon an SMI at a later time.
 - 57. An apparatus, comprising:
 - a means for user input;
 - a means for output;
 - a processor coupled to said means for user input and means for output;
 - circuitry for coupling power to said processor, said circuitry having a first mode of operation wherein power to said processor is terminated substantially simultaneously with user actuation of a switch, and a second mode of operation wherein power to said processor is terminated upon completion of both said switch being user actuated and software releasing control of said circuitry at a time not substantially simultaneous with user actuation of said switch; and
 - a timer circuit coupled to said circuitry, said timer circuit including a power off timer with a set value that initiates a shut down procedure when said power off timer times out.
 - 58. An apparatus, comprising:
 - a means for user input;

- a means for output;
- a processor coupled to said means for user input and means for output;

67

a software program executed on said processor, said software program facilitating a first mode of operation wherein power to said processor is terminated substantially simultaneously with user actuation of a switch, and a second mode of operation wherein power to said processor is terminated upon completion of both said switch being user actuated and said software program

68

triggering said termination of power at a time not substantially simultaneous with user actuation of said switch; and

- a timer function for initiating a termination of power to said processor when said timer times out.
- 59. The apparatus of claim 58, wherein said timer function is performed by hardware.

* * * *

EXHIBIT 2

(12) United States Patent Watts, Jr. et al.

(10) Patent No.:

US 6,173,409 B1

(45) Date of Patent:

Jan. 9, 2001

(54) REAL-TIME POWER CONSERVATION FOR ELECTRONIC DEVICE HAVING A PROCESSOR

(75) Inventors: LaVaughn F. Watts, Jr.; Steven J.

Wallace, both of Temple, TX (US)

(73) Assignee: Texas Instruments Incorporated,

Dallas, TX (US)

(*) Notice:

Under 35 U.S.C. 154(b), the term of this patent shall be extended for 0 days.

(21) Appl. No.: 09/392,205

(22) Filed: Sep. 8, 1999

Related U.S. Application Data

(63) Continuation of application No. 08/023,831, filed on Apr. 12, 1993, now Pat. No. 6,006,336, which is a continuation of application No. 07/429,270, filed on Oct. 30, 1989, now Pat. No. 5,218,704.

(51)	Int. Cl.'	
(52)	U.S. Cl	713/322 ; 713/601
(58)	Field of Search	
		713/320, 300, 600

(56) References Cited

U.S. PATENT DOCUMENTS

7/1969	Bogert et al
11/1971	Lowell .
2/1975	Zandvied .
11/1975	Cochran .
3/1976	McLaughlin et al.
1/1979	Tsunoda.
8/1980	Faulkner et al
3/1981	Cooney et al
5/1981	Hashimoto et al
7/1981	Christian et al
10/1981	Hoshii .
2/1982	Iwamoto .
	11/1971 2/1975 11/1975 3/1976 1/1979 8/1980 3/1981 5/1981 7/1981 10/1981

(List continued on next page.)

FOREIGN PATENT DOCUMENTS


0 349 726 B1	1/1990	(EP).
0 363 567 B1	4/1990	(EP) .
8911349	4/1990	(EP) .
0 349 726	10/1990	(EP)

Primary Examiner—Glenn A. Auve (74) Attorney, Agent, or Firm—Ronald O. Neerings; Frederick J. Telecky, Jr.

57) ABSTRACT


A real-time power conservation apparatus and method for portable computers employs a monitor to determine whether a CPU may rest based upon a real-time sampling of the CPU activity level and to activate a hardware selector to carry out the monitor's determination. If the monitor determines the CPU may rest, the hardware selector reduces CPU clock time; if the CPU is to be active, the hardware selector returns the CPU to its previous high speed clock level. Switching back into full operation from its rest state occurs without a user having to request it and without any delay in the operation of the computer while waiting for the computer to return to a "ready" state. Furthermore, the monitor adjusts the performance level of the computer to manage power conservation in response to the real-time sampling of CPU activity. Such adjustments are accomplished within the CPU cycles and do not affect the user's perception of performance and do not affect any system application software executing on the computer.

31 Claims, 6 Drawing Sheets



US 6,173,409 B1 Page 2

1	U.S. PATI	ENT DOCUMENTS	4,980,836 12/1990 Carter et al
4,686,386 4,698,748 4,748,559 4,758,945	10/1987 5/1988	Tadao . Juzswik et al Smith et al Remedi .	5,025,387 6/1991 Frane . 5,083,266 1/1992 Watanahe . 5,086,387 2/1992 Arroyo et al 5,129,091 7/1992 Yorimoto et al
4,780,843 4,814,591 4,819,164 4,821,229	10/1988 3/1989 4/1989	Tietjen . Nara et al Branson .	5,142,684 8/1992 Perry et al 5,167,024 11/1992 Smith . 5,179,693 1/1993 Kitamura et al 5,201,059 4/1993 Nguyen .
4,823,292 4,823,309 4,851,987	4/1989	Jauregui . Hillion . Kusaka et al Day .	5,218,704 6/1993 Watts, Jr. et al 5,560,024 9/1996 Harper et al 5,930,516 * 7/1999 Watts, Jr. et al
4,870,570 4,893,271		Satoh et al Davis et al	* cited by examiner




U.S. Patent Jan. 9, 2001 Sheet 2 of 6

-40 ACTIVE POWER **MONITOR** -50 INIT POWER_LEVEL 60-90--70 ACTIVITY IDLE DEFAULT_LEVEL 100 >MAX1MUM <0 LEVEL USER_ LEVEL? 110 POWER_LEVEL USER_LEVEL SET IDLE_TICK=0 -120 ACTIVITY_TICK=0 SETUP -130 ARM INTERRUPT 1/0 -140 RETURN ~80 FIG. 2a

Jan. 9, 2001

Sheet 3 of 6



Jan. 9, 2001

Sheet 4 of 6




FIG. 2c

Jan. 9, 2001

Sheet 5 of 6





FIG. 2d.

Jan. 9, 2001

Sheet 6 of 6



1

REAL-TIME POWER CONSERVATION FOR ELECTRONIC DEVICE HAVING A PROCESSOR

This application is a Continuation of application Ser. No. 08/023,831 filed Apr. 12, 1993 U.S. Pat. No. 6,006,336, which is a Continuation of application Ser. No. 07/429,270 filed Oct. 30, 1989, now U.S. Pat. No. 5,218,704.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to real-time computer power conservation, and more particularly to an apparatus and method for reduction of central processing unit (CPU) clock time based on the real-time activity level within the CPU of a portable computer.

2. Description of the Related Art

During the development stages of personal computers, the transportable or portable computer has become very popular. 20 Such portable computer uses a large power supply and really represents a small desktop personal computer. Portable computers are smaller and lighter than a desktop personal computer and allow a user to employ the same software that can be used on a desktop computer. 25

The first generation "portable" computers only operated from an A/C wall power. As personal computer development continued, battery-powered computers were designed. Furthermore, real portability became possible with the development of now display technology, better disk storage, 30 and lighter components.

However, the software developed was desiged to run on desk top personal computers, with all the features of desktop computers, without regard to battery-powered portable computers that only had limited amounts of power available for short periods of time. No special considerations were made by the software, operating system (MS-DOS), Basic Input/Output System (BIOS), or the third party application software to conserve power usage for these portable computers.

As more and more highly functional software packages were developed, desk top computer users experienced increased performance from the introductions of higher computational CPUs, increased memory, and faster high performance disk drives.

Unfortunately, portable computers continued to run only on A/C power or with large and heavy batteries. In trying to keep up with the performance requirements of the desk top computers, and the new software, expensive components were used to cut the power requirements. Even so, the heavy batteries still did not run very long. This meant users of portable computers had to settle for A/C operation or very short battery operation to have the performance that was expected from the third party software.

Portable computer designers stepped the performance 55 down to 8088- and 8086-type processors to reduce the power consumption. The supporting circuits and CPU took less power to run and therefore, lighter batteries could be used. Unfortunately, the new software requiring 80286-type instructions, that did not exist in the older slower 8088/8086 60 CPUs, did not run.

In an attempt to design a portable computer that could conserve power, thereby yielding longer battery operation, smaller units, and less weight, some portable computer designers proceeded to reduce power consumption of a 65 portable computer while a user is not using the computer. For example, designers obtain a reduction in power usage by

2

slowing or stopping the disk drive after some predetermined period of inactivity; if the disk drive is not being used, the disk drive is turned off, or simply placed into a standby mode. When the user is ready to use the disk, the operator must wait until the disk drive spins up and the computer system is ready again for full performance before the operator may proceed with the operation.

Other portable computer designers conserve power by turning the computer display off when the keyboard is not being used. However, in normal operation the computer is using full power. In other words, power conservation by this method is practical only when the user is not using the components of the system. It is very likely, however, that the user will turn the computer off when not in use.

Nevertheless, substantial power conservation while the operator is using the computer for meaningful work is needed. When the operator uses the computer, full operation of all components is required. During the intervals while the operator is not using the computer, however, the computer could be turned off or slowed down to conserve power consumption. It is critical to maintaining performance to determine when to slow the computer down or turn it off-without disrupting the user's work, upsetting the third party software, or confusing the operating system, until operation is needed.

Furthermore, although an user can wait for the disk to spin up as described above, application software packages cannot wait for the CPU to "spin up" and get ready. The CPU must be ready when the application program needs to compute. Switching to full operation must be completed quickly and without the application program being affected. This immediate transition must be transparent to the user as well as to the application currently active. Delays cause user operational problems in response time and software compatability, as well as general failure by the computer to accurately execute a required program.

Other attempts at power conservation for portable computers include providing a "Shut Down" or "Standby Mode" of operation. The problem, again, is that the computer is not usable by the operator during this period. The operator could just as well turned off the power switch of the unit to save power. This type of power conservation only allows the portable computer to "shut down" and thereby save power if the operator forgets to turn off the power switch, or walks away from the computer for the programmed length of time. The advantage of this type of power conservation over just turning the power switch off/on is a much quicker return to full operation. However, this method of power conservation is still not real-time, intelligent power conservation while the computer is on and processing data which does not disturb the operating system, BIOS, and any third party application programs currently running on the computer.

Attempts to meet this need have been made by VLSI vendors in providing circuits that either turn off the clocks to the CPU when the user is not typing on the keyboard or wakes up the computer on demand when a keystroke occurred. Either of these approaches reduce power but the computer is dead (unusable) during this period. Background operations such as updating the system clock, communications, print spooling, and other like operations cannot be performed. Some existing portable computers employ these circuits. After a programmed period of no activity, the computer turns itself off. The operator must turn the machine on again but does not have to reboot the operating system and application program. The advantage of this circuity is, like the existing "shut down" operations, a

3

quick return to full operation without restarting the computer. Nevertheless, this method only reduces power consumption when the user walks away from the machine and does not actually extend the operational life of the battery charge.

SUMMARY OF THE INVENTION

In view of the above problems associated with the related art, it is an object of the present invention to provide an apparatus and method for real-time conservation of power for computer systems without any real-time performance degradation, such conservation of power remaining transparent to the user.

Another object of the present invention is to provide an apparatus and method for predicting the activity level within a computer system and using the prediction for automatic power conservation.

Yet another object of the present invention is to provide an apparatus and method which allows user modification of automatic activity level predictions and using the modified predictions for automatic power conservation.

A further object of the present invention is to provide an apparatus and method for real-time reduction and restoration of clock speeds thereby returning the CPU to full processing 25 rate from a period of inactivity which is transparent to software programs.

These objects are accomplished in a preferred embodiment of the present invention by an apparatus and method which determine whether a CPU may rest based upon the 30 CPU activity level and activates a hardware selector based upon that determination. If the CPU may rest, or sleep, the hardware selector applies oscillations at a sleep clock level; if the CPU is to be active, the hardware selector applies oscillations at a high speed clock level.

The present invention examines the state of CPU activity, as well as the activity of both the operator and any application software program currently active. This sampling of activity is performed real-time, adjusting the performance level of the computer to manage power conservation and computer power. These adjustments are accomplished within the CPU cycles and do not affect the user's perception of performance.

Thus, when the operator for the third party software of the operating system/BIOS is not using the computer, the present invention will effect a quick turn off or slow down of the CPU until needed, thereby reducing the power consumption, and will promptly restore full CPU operation when needed without affecting perceived performance. This switching back into full operation from the "slow down" mode occurs without the user having to request it and without any delay in the operation of the computer while waiting for the computer to return to a "ready" state.

These and other features and advantages of the invention will be apparent to those skilled in the art from the following detailed description of a preferred embodiment, taken together with the accompanying drawings, in which:

DESCRIPTION OF THE DRAWINGS

FIG. 1 is a flowchart depicting the self-tuning aspect of a preferred embodiment of the present invention;

FIGS. 2a-2d are flowcharts depicting the active power conservation monitor employed by the present invention;

FIG. 3 is a simplified schematic diagram representing the 65 active power conservation associated hardware employed by the present invention;

4

FIG. 4 is a schematic of the sleep hardware for one embodiment of the present invention; and

FIG. 5 is a schematic of the sleep hardware for another embodiment of the present invention.

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

If the period of computer activity in any given system is examined, the CPU and associated components have a utilization percentage. If the user is inputing data from the keyboard, the time between keystrokes is very long in terms of CPU cycles. Many things can be accomplished by the computer during this time, such as printing a report. Even during the printing of a report, time is still available for additional operations such as background updating of a clock/calendar display. Even so, there is almost always spare time when the CPU is not being used. If the computer is turned off or slowed down during this spare time, then power consumption is obtained real-time. Such real-time power conservation extends battery operation life.

According to the preferred embodiment of the present invention, to conserve power under MS-DOS, as well as other operating systems such as OS/2, XENIX, and those for Apple computers, requires a combination of hardware and software. It should be noted that because the present invention will work in any system, while the implementation may vary slightly on a system-by-system basis, the scope of the present invention should therefore not be limited to computer systems operating under MS/DOS.

Slowing down or stopping the computer system components according to the preferred embodiment of the present invention, reduces power consumption, although the amount of power saved may vary. Therefore, according to the present invention, stopping the clock (where possible as some CPUs cannot have their clocks stopped) reduces the power consumption more than just slowing the clock.

In general, the number of operations (or instructions) per second may be considered to be roughly proportional to the processor clock:

instructions/second=instructions/cycle*cycles/second

Assuming for simplicity that the same instruction is repeatedly executed so that instructions/second is constant, the relationship can be expressed as follows:

$$Fq=K_1*Clk$$

where Fq is instructions/second, K₁ is constant equal to the instructions/cycle, and Clk equals cycles/second. Thus, roughly speaking, the rate of execution increases with the frequency of the CPU clock.

The amount of power being used at any given moment is also related to the frequency of the CPU clock and therefore to the rate of execution. In general this relationship can be expressed as follows:

$$P=K_2+(K_3*Clk)$$

60 where P is power in watts, K2 is a constant in watts, K3 is a constant and expresses the number of watt-seconds/cycle, and Clk equals the cycles/second of the CPU clock. Thus it can also be said that the amount of power being consumed at any given time increases as the CPU clock frequency 65 increases.

Assume that a given time period T is divided into N intervals such that the power P is constant during each

-5

interval. Then the amount of energy E expended during T is given by:

$$E=P(1)$$
delta $T_1+P(2)$ delta $T_2 \dots +P(N)$ delta T_N

Further assume that the CPU clock "Clk" has only two states, either "ON" or "OFF". For the purposes of this discussion, the "ON" state represents the CPU clock at its maximum frequency, while the "OFF" state represents the minimum clock rate at which the CPU can operate (this may be zero for CPUs that can have their clocks stopped). For the condition in which the CPU clock is always "ON", each P(i) in the previous equation is equal and the total energy is:

$$E(\max) = P(\text{on}) * (\text{delta } T_1 + \text{delta } T_2 \dots + \text{delta } T_K)$$
$$= P(\text{on}) * T$$

This represents the maximum power consumption of the computer in which no power conservation measures are being used. If the CPU clock is "off" during a portion of the intervals, then there are two power levels possible for each interval. The P(on) represents the power being consumed when the clock in in its "ON" state, while P(off) represents the power being used when the clock is "OFF". If all of the time intervals in which the clock is "ON" is summed into the quantity "T(on)" and the "OFF" intervals are summed into "T(off)", then it follows:

adjusted by the activity level monitored, as discussed above in connection with FIG. 1. Some implementations can create an automatic exit from T(off) by the hardware logic, thereby forcing the power conservation loop to be exited automatically and executing an interval T(on).

More specifically, looking now at FIGS. 2a-2d, which depict the active power conservation monitor 40 either via a program stored in the CPU ROM or loads it from an external device storing the program in RAM. Once the CPU has

$$T=T(on)+T(off)$$

Now the energy being used during period T can be written:

$$E = [P(\mathsf{on}) * T(\mathsf{on})] + [P(\mathsf{off}) * T(\mathsf{off})]$$

Under these conditions, the total energy consumed may be 35 reduced by increasing the time intervals T(off). Thus, by controlling the periods of time the clock is in its "OFF" state, the amount of energy being used may be reduced. If the T(off) period is divided into a large number of intervals during the period T, then as the width of each interval goes 40 to zero, energy consumption is at a maximum. Conversely, as the width of the T(off) intervals increase, the energy consumed decreases.

If the "OFF" intervals are arranged to coincide with periods during which the CPU is normally inactive, then the 45 user cannot perceive any reduction in performance and overall energy consumption is reduced from the E(max) state. In order to align the T(off) intervals with periods of CPU inactivity, the CPU activity level is used to determine the width of the T(oll) intervals in a closed loop. FIG. 1 50 depicts such a closed loop. The activity level of the CPU is determined at Step 10. If this level is an increase over an immediately previous determination, the present invention decreases the T(off) interval (Step 20) and returns to determine the activity level of the CPU again. If, on the other 55 hand, this activity level is a decrease over an immediately previous determination, the present invention increases the T(off) interval (Step 30) and proceeds to again determine the activity level of the CPU. Thus the T(off) intervals are constantly being adjusted to match the system activity level. 60

In any operating system, two key logic points exist: an IDLE, or "do nothing", loop within the operating system and an operating system request channel, usually available for services needed by the application software. By placing logic inline with these logic points, the type of activity 65 request made by an application software can be evaluated, power conservation can be activated and slice periods deter-

6

mined. A slice period is the number of T(on) vs. T(off) intervals over time, computed by the activity level. An assumption may be made to determine CPU activity level: Software programs that need service usually need additional services and the period of time between service requests can be used to determine the activity level of any application software running on the computer and to provide slice counts for power conservation according to the present invention.

Once the CPU is interrupted during a power conservation slice (T(off)), the CPU will save the interrupted routine's state prior to vectoring to the interrupt software. Of course, since the power conservation software was operating during this slice, control will be returned to the active power conservation loop (monitor 40) which simply monitors the CPU's clock to determine an exit condition for the power conservation mode, thereby exiting from T(off) to T(on) state. The interval of the next power conservation state is adjusted by the activity level monitored, as discussed above in connection with FIG. 1. Some implementations can create an automatic exit from T(off) by the hardware logic, thereby forcing the power conservation loop to be exited automatically and executing an interval T(on).

More specifically, looking now at FIGS. 2a-2d, which present invention. The CPU installs monitor 40 either via a program stored in the CPU ROM or loads it from an external device storing the program in RAM. Once the CPU has loaded monitor 40, it continues to INIT 50 for system 30 interrupt initialization, user configurational setup, and system/application specific initialization. IDLE branch 60 (more specifically set out in FIG. 2b) is executed by a hardware or software interrupt for an IDLE or "do nothing" function. This type of interrupt is caused by the CPU entering either an IDLE or a "do nothing" loop (i.e., planned inactivity). The ACTIVITY branch 70 of the flowchart, more fully described below in relation to FIG. 2d, is executed by a software or hardware interrupt due to an operating system or I/O service request, by an application program or internal operating system function. An I/O service request made by a program may, for example, be a disk I/0, read, print, load, etc. Regardless of the branch selected, control is eventually returned to the CPU operating system at RETURN 80. The INIT branch 50 of this flowchart, shown in FIG. 2a, is executed only once if it is loaded via program into ROM or is executed every time during power up if it is loaded from an external device and stored in the RAM. Once this branch of active power monitor 40 has been fully executed, whenever control is yielded from the operating system to the power conservation mode, either IDLE 60 or ACIIVITY 70 branches are selected depending on the type of CPU activity: IDLE branch 60 for power conservation during planned inactivity and ACTIVITY branch 70 for power conservation during CPU activity.

Looking more closely at INIT branch 50, after all system interrupt and variables are initialized, the routine continues at Step 90 to set the Power_level equal to DEFAULT_LEVEL. In operating systems where the user has input control for the Power_level, the program at Step 100 checks to see if a User_level has been selected. If the User level is less than zero or greater than the MAXIMUM_LEVEL, the system uses the DEFAULT_LEVEL. Otherwise, it continues onto Step 110 where it modifies the Power_level to equal the User_level.

According to the preferred embodiment of the present invention, the system at Step 120 sets the variable Idle_tick to zero and the variable Activity_tick to zero. Under an

MS/DOS implementation, Idle_tick refers to the number of interrupts found in a "do nothing" loop. Activity_tick refers to the number of interrupts caused by an activity interrupt which in turn determines the CPU activity level. Tick count represents a delta time for the next interrupt. Idle_tick is a constant delta time from one tick to another (interrupt) unless overwritten by a software interrupt. A software interrupt may reprogram delta time between interrupts.

After setting the variables to zero, the routine continues on to Setup 130 at which time any application specific configuration fine-tuning is handled in terms of systemspecific details and the system is initialized. Next the routine arms the interrupt I/O (Step 140) with instructions to the hardware indicating the hardware can take control at the next interrupt. INIT branch 50 then exits to the operating system, or whatever called the active power monitor 15 originally, at RETURN 80.

Consider now IDLE branch 60 of active power monitor 40, more fully described at FIG. 2b. In response to a planned inactivity of the CPU, monitor 40 (not specifically shown in permitted by first determining whether the activity interrupt is currently busy. If Busy_A equals BUSY_FLAG (Step 150), which is a reentry flag, the CPU is busy and cannot now be put to sleep. Therefore, monitor 40 immediately proceeds to RETURN I 160 and exits the routine. RETURN I 160 is an indirect vector to the previous operating system IDLE vector interrupt for normal processing stored before entering monitor 40. (I.e., this causes an interrupt return to the last chained vector.)

If the Busy_A interrupt flag is not busy, then monitor 40 30 checks to see if the Busy_Idle interrupt flag, Busy_I, equals BUSY_FLAG (Step 170). If so, this indicates the system is already in IDLE branch 60 of monitor 40 and therefore the system should not interrupt itself. If Busy_I=BUSY FLAG, the system exits the routine at RETURN I indirect 35 vector 160.

If, however, neither the Busy_A reentry flag or the Busy_I reentry flag have been set, the routine sets the Busy_I flag at Step 180 for reentry protection (Busy_I= BUSY_FLAG). At Step 190 Idle_tick is incremented by 40 one. Idle_tick is the number of T(on) before a T(off) interval and is determined from IDLE interrupts, setup interrupts and from CPU activity level. Idle_tick increments by one to allow for smoothing of events, thereby letting a critical I/O activity control smoothing.

At Step 200 monitor 40 checks to see if Idle_tick equals IDLE_MAXTICKS. IDLE_MAXTICKS is one of the constants initialized in Setup 130 of INIT branch 50, remains constant for a system, and is responsible for self-tuning of the activity level. If Idle_tick does not equal IDLE_ MAXTICKS, the Busy_I flag is cleared at Step 210 and exits the loop proceeding to the RETURN I indirect vector 160. If, however, Idle_tick equals IDLE_MAXTCKS, Idle_tick is set equal to IDLE_START_TICKS (Step 220). IDLE_START_TICKS is a constant which may or may not 55 be zero (depending on whether the particular CPU can have its clock stopped). This step determines the self-tuning of how often the rest of the sleep functions may be performed. By setting IDLE_START_TICKS equal to IDLE_ MAXTICKS minus one, a continuous T(off) interval is 60 achieved. At Step 230, the Power_level is checked. If it is equal to zero, the monitor clears the Busy_I flag (Step 210), exits the routine at RETURN I 160, and returns control to the operating system so it may continue what it was originally doing before it entered active power monitor 40.

If, however, the Power_level does not equal zero at Step 240, the routine determines whether an interrupt mask is in

place. An interrupt mask is set by the system/application software, and determines whether interrupts are available to monitor 40. If interrupts are NOT_AVAILABLE, the Busy_I reentry flag is cleared and control is returned to the operating system to continue what it was doing before it entered monitor 40. Operating systems, as well as application software, can set T(on) interval to yield a continuous T(on) state by setting the interrupt mask equal to NOT. AVAILABLE.

Assuming an interrupt is AVAILABLE, monitor 40 proceeds to the SAVE POWER subroutine 250 which is fully executed during one T(off) period established by the hardware state. (For example, in the preferred embodiment of the present invention, the longest possible interval could be 18 ms, which is the longest time between two ticks or interrupts from the real-time clock.) During the SAVE POWER subroutine 250, the CPU clock is stepped down to a sleep clock

Once a critical I/O operation forces the T(on) intervals, this Figure) checks to see if entry into IDLE branch 60 is 20 the IDLE branch 60 interrupt tends to remain ready for additional critical I/O requests. As the CPU becomes busy with critical I/O, less T(off) intervals are available. Conversely, as critical I/O requests decrease, and the time intervals between them increase, more T(off) intervals are available. IDLE branch 60 is a self-tuning system based on feedback from activity interrupts and tends to provide more T(off) intervals as the activity level slows. As soon as monitor 40 has completed SAVE POWER subroutine 250, shown in FIG. 2c and more fully described below, the Busy_I reentry flag is cleared (Step 210) and control is returned at RETURN I 160 to whatever operating system originally requested monitor 40.

> Consider now FIG. 2c, which is a flowchart depicting the SAVE POWER subroutine 250. Monitor 40 determines what the I/O hardware high speed clock is at Step 260. It sets the CURRENT_CLOCK_RATE equal to the relevant high speed clock and saves this value to be used for CPUs with multiple level high speed clocks. Thus, if a particular CPU has 12 MHz and 6 MHz high speed clocks, monitor 40 must determine which high speed clock the CPU is at before monitor 40 reduces power so it may reestablish the CPU at the proper high speed clock when the CPU awakens. At Step 270, the Save_clock_rate is set equal to the CURRENT_ CLOCK_RATE determined. Save_clock_rate 270 is not used when there is only one high speed clock for the CPU. Monitor 40 now continues to SLEEPCLOCK 280, where a pulse is sent. to the hardware selector (shown in FIG. 3) to put the CPU clock to sleep (i.e., lower or stop its clock frequency). The I/O port hardware sleep clock is at much lower oscillations than the CPU clock normally employed.

> At this point either of two events can happen. A system/ application interrupt may occur or a real-time clock interrupt may occur. If a system/application interrupt 290 occurs, monitor 40 proceeds to interrupt routine 300, processing the interrupt as soon as possible, arming interrupt I/O at Step 310, and returning to determine whether there has been an interrupt (Step 320). Since in this case there has been an interrupt, the Save_clock_rate is used (Step 330) to determine which high speed clock to return the CPU to and SAVE POWER subroutine 250 is exited at RETURN 340. If, however, a system/application interrupt is not received, the SAVE POWER subroutine 250 will continue to wait until a real-time clock interrupt has occurred (Step 320). Once such an interrupt has occurred, SAVE POWER subroutine 250 reestablishes the CPU at the stored Save-clock-rate. If the sleep clock rate was not stopped, in other words, the sleep clock rate was not zero, control is passed at a slow clock and

SAVE POWER subroutine 250 will execute interrupt loop 320 several times. If however, control is passed when the sleep clock rate was zero, in other words, there was no clock, the SAVE POWER subroutine 250 will execute interrupt loop 320 once before returning the CPU clock to the Save_clock_rate 330 and exiting (Step (340))

Consider now FIG. 2d which is a flowchart showing ACTIVITY branch 70 triggered by an application/system activity request via an operating system service request interrupt. ACTIVITY branch 70 begins with reentry protec- 10 tion. Monitor 40 determines at Step 350 whether Busy_I has been set to BUSY_FLAG. If it has, this means the system is already in IDLE branch 60 and cannot be interrupted. If Busy I=BUSY FLAG, monitor 40 exits to RETURN I interrupt for normal processing, via an interrupt vector after the operating system performs the requested service.

If however, the Busy_I flag does not equal BUSY_ FLAG, which means IDLE branch 60 is not being accessed, monitor 40 determines at Step 360 if the BUSY_A flag has 20 been set equal to BUSY_FLAG. If so, control will be returned to the system at this point because ACTIVITY branch 70 is already being used and cannot be interrupted. If the Busy_A flag has not been set, in other words, Busy_A does not equal BUSY_FLAG, monitor 40 sets Busy_A 25 equal to BUSY_FLAG at Step 370 so as not to be interrupted during execution of ACTIVITY branch 70. At Step 380 the Power_level is determined. If Power_level equals zero, monitor 40 exits ACTIVITY branch 70 after clearing the Busy_A reentry flag (Step 390). If however, the Power_ level does not equal zero, the CURRENT_CLOCK_RATE of the I/O hardware is next determined. As was true with Step 270 of FIG. 2C, Step 400 of FIG. 2d uses the CURRENT_CLOCK_RATE if there are multiple level high speed clocks for a given CPU. Otherwise, 35 CURRENT_CLOCK_RATE always equals the CPU high speed clock. After the CURRENT_CLOCK_RATE is determined (Step 400), at Step 410 Idle_tick is set equal to the constant START_TICKS established for the previously determined CURRENT_CLOCK RATE. T(off) intervals 40 are established based on the current high speed clock that is

Monitor 40 next determines that a request has been made. A request is an input by the application software running on the computer, for a particular type of service needed. At Step 45 420, monitor 40 determines whether the request is a CRITI-CAL I/O. If the request is a CRITICAL I/O, it will continuously force T(on) to lengthen until the T(on) is greater than the T(off), and monitor 40 will exit ACTIVITY branch 70 after clearing the Busy A reentry flag (Step 390). If, on the 50 other hand, the request is not a CRITICAL I/O, then the Activity_tick is incremented by one at Step 430. It is then determined at Step 440 whether the Activity_tick now equals ACTIVITY_MAXTICKS. Step 440 allows a smoothing from a CRITICAL I/O, and makes the system 55 ready from another CRITICAL I/O during Activity_tick T(on) intervals. Assuming Activity tick does not equal ACTIVITY_MAXTICKS, ACTIVITY branch 70 is exited after clearing the Busy_A reentry flag (Step 390). If, on the other hand, the Activity tick equals constant ACTIVITY_ 60 MAXTICKS, at Step 450 Activity_tick is set to the constant LEVEL_MAXTICKS established for the particular Power_level determined at Step 380.

Now monitor 40 determines whether an interrupt mask exists (Step 460). An interrupt mask is set by system/ 65 application software. Setting it to NOT_AVAILABLE creates a continuous T(on) state. If the interrupt mask equals

10

NOT_AVAILABLE, there are no interrupts available at this time and monitor 40 exits ACTIVITY branch 70 after clearing the Busy_A reentry flag (Step 390). If, however, an interrupt is AVAILABLE, monitor 40 determines at Step 470 whether the request identified at Step 420 was for a SLOW I/O_INTERRUPT. SLOW I/O requests may have a delay until the I/O device becomes "ready". During the "make ready" operation, a continuous T(off) interval may be set up and executed to conserve power. Thus, if the request is not a SLOW I/O_INTERRUPT, ACTIVITY branch 70 is exited after clearing the Busy_A reentry flag (Step 390). If, however, the request is a SLOW I/O_INTERRUPT, and time yet exists before the I/O device becomes "ready", monitor 40 then determines at Step 480 whether the I/O 160, which is an indirect vector to an old activity vector 15 request is COMPLETE (i.e., is I/O device ready?). If the I/O device is not ready, monitor 40 forces T(off) to lengthen, thereby forcing the CPU to wait, or sleep, until the SLOW I/O device is ready. At this point it has time to save power and ACTIVITY branch 70 enters SAVE POWER subroutine 250 previously described in connection with to FIG. 2C. If, however, the I/O request is COMPLETE, control is returned to the operating system subsequently to monitor 40 exiting ACTIVITY branch 70 after clearing Busy_A reentry flag (Step 390).

> Self-tuning is inherent within the control system of continuous feedback loops. The software of the present invention can detect when CPU activity is low and therefore when the power conservation aspect of the present invention may be activated. Once the power conservation monitor is activated, a prompt return to full speed CPU clock operation within the interval is achieved so as to not degrade the performance of the computer. To achieve this prompt return to full speed CPU clock operation, the preferred embodiment of the present invention employs some associated hardware.

> Looking now at FIG. 3 which shows a simplified schematic diagram representing the associated hardware employed by the present invention for active power conservation. When monitor 40 (not shown) determines the CPU is ready to sleep, it writes to an I/O port (not shown) which causes a pulse on the SLEEP line. The rising edge of this pulse on the SLEEP line causes flip flop 500 to clock a high to Q and a low to Q-. This causes the AND/OR logic (AND gates 510, 520; OR gate 530) to select the pulses travelling the SLEEP CLOCK line from SLEEP CLOCK oscillator 540 to be sent to and used by the CPU CLOCK. SLEEP CLOCK oscillator 540 is a slower clock than the CPU clock used during normal CPU activity. The high coming from the Q of flip flop 500 ANDed (510) with the pulses coming from SLEEP CLOCK oscillator 540 is ORed (530) with the result of the low on the Q- of flip flop 500 ANDed (520) with the pulse generated along the HIGH SPEED CLOCK line by the HIGH SPEED CLOCK oscillator 550 to yield the CPU CLOCK. When the I/O port designates SLEEP CLOCK, the CPU CLOCK is then equal to the SLEEP CLOCK oscillator 540 value. If, on the other hand, an interrupt occurs, an interrupt-value clears flip flop 500, thereby forcing the AND/OR selector (comprising 510, 520 and 530) to choose the HIGH SPEED CLOCK value, and returns the CPU CLOCK value to the value coming from HIGH SPEED CLOCK oscillator 550. Therefore, during any power conservation operation on the CPU, the detection of any interrupt within the system will restore the CPU operation at full clock rate prior to vectoring and processing the interrupt.

> It should be noted that the associated hardware needed, external to each of the CPUs for any given system, may be different depending upon the operating system used,

11

whether the CPU can be stopped, etc. Nevertheless, the scope of the present invention should not be limited by possible system specific modifications needed to permit the present invention to actively conserve power in the numerous available portable computer systems. For example two actual implementations are shown in FIGS. 4 and 5, discussed below.

Many VSLI designs today allow for clock switching of the CPU speed. The logic to switch from a null clock or slow clock to a fast clock logic is the same as that which allows 10 the user to change speeds by a keyboard command. The added logic of monitor 40 working with such switching logic, causes an immediate return to a fast clock upon detection of any interrupt. This simple logic is the key to the necessary hardware support to interrupt the CPU and 15 thereby allow the processing of the interrupt at full speed.

The method to reduce power consumption under MS-DOS employs the MS-DOS IDLE loop trap to gain access to the "do nothing" loop. The IDLE loop provides special access to application software and operating system 20 operations that are in a state of IDLE or low activity. Careful examination is required to determine the activity level at any given point within the system. Feedback loops are used from the interrupt 21H service request to determine the activity level. The prediction of activity level is determined by 25 interrupt 21H requests, from which the present invention thereby sets the slice periods for "sleeping" (slowing down or stopping) the CPU. An additional feature allows the user to modify the slice depending on the activity level of interrupt 21H.

Looking now at FIG. 4, which depicts a schematic of an actual sleep hardware implementation for a system such as the Intel 80386 (CPU cannot have its clock stopped). Address enable bus 600 and address bus 610 provide CPU input to demultiplexer 620. The output of demultiplexer 620 35 is sent along SLEEPCS- and provided as input to OR gates 630,640. The other inputs to OR gates 630,640 are the I/O write control line and the I/O read control line, respectively. The outputs of these gates, in addition to NOR gate 650, are applied to D flip flop 660 to decode the port. "INTR" is the 40 interrupt input from the I/O port (peripherals) into NOR gate 650, which causes the logic hardware to switch back to the high speed clock. The output of flip flop 660 is then fed, along with the output from OR gate 630, to tristate buffer 670 to enable it to read back what is on the port. All of the 45 above-identified hardware is used by the read/write I/O port (peripherals) to select the power saving "Sleep" operation. The output "SLOW-" is equivalent to "SLEEP" in FIG. 2, and is inputted to flip flop 680, discussed later.

The output of SLEEP CLOCK oscillator 690 is divided 50 into two slower clocks by D flip flops 700,710. In the particular implementation shown in FIG. 4, 16 MHz sleep clock oscillator 690 is divided into 4 MHz and 8 MHz clocks. Jumper J1 selects which clock is to be the "SLEEP CLOCK".

In this particular implementation, high speed clock oscillator 720 is a 32 MHz oscillator, although this particular speed is not a requirement of the present invention. The 32 MHz oscillator is put in series with a resistor (for the implementation shown, 33 ohms), which is in series with 60 two parallel capacitors (10 pF). The result of such oscillations is tied to the clocks of D flip flops 730,740.

D flip flops 680,730,740 are synchronizing flip flops; 680,730 were not shown in the simplified sleep hardware of FIG. 2. These flip flops are used to ensure the clock switch 65 occurs only on clock edge. As can be seen in FIG. 4, as with flip flop 500 of FIG. 2, the output of flip flop 740 either

12

activates OR gate 750 or OR gate 760, depending upon whether the CPU is to sleep ("FASTEN-") or awaken ("SLOWEN-").

OR gates 750,760 and AND gate 770 are the functional equivalents to the AND/OR selector of FIG. 2. They are responsible for selecting either the "slowclk" (slow clock, also known as SLEEP CLOCK) or high speed clock (designated as 32 MHz on the incoming line). In this implementation, the Slow clock is either 4 MHz or 8 MHz, depending upon jumper J1, and the high speed clock is 32 MHz. The output of AND gate 770 (ATUCLK) establishes the rate of the CPU clock, and is the equivalent of CPU CLOCK of FIG. 2.

Consider now FIG. 5, which depicts a schematic of another actual sleep hardware implementation for a system such as the Intel 80286 (CPU can have its clock stopped). The Western Digital FE3600 VLSI is used for the speed switching with a special external PAL 780 to control the interrupt gating which wakes up the CPU on any interrupt. The software power conservation according to the present invention monitors the interrupt acceptance, activating the next P(i)deltaT, interval after the interrupt.

Any interrupt request to the CPU will return the system to normal operation. An interrupt request ("INTRQ") to the CPU will cause the PAL to issue a Wake Up signal on the RESCPU line to the FE3001 (not shown) which in turn enables the CPU and the DMA clocks to bring the system back to its normal state. This is the equivalent of the "INTERRUPT-" of FIG. 2. Interrupt Request is synchronized to avoid confusing the state machine so that Interrupt (INTDET) will only be detected while the cycle is active. The rising edge of RESCPU will wake up the FE 3001 which in turn releases the whole system from the Sleep Mode.

Implementation for the 386SX is different only in the external hardware and software power conservation loop. The software loop will set external hardware to switch to the high speed clock on interrupt prior to vectoring the interrupt. Once return is made to the power conservation software, the high speed clock cycle will be detected and the hardware will be reset for full clock operation.

Implementation for OS/2 uses the "do nothing" loop programmed as a THREAD running in background operation with low priority. Once the THREAD is activated, the CPU sleep, or low speed clock, operation will be activated until an interrupt occurs thereby placing the CPU back to the original clock rate.

Although interrupts have been employed to wake up the CPU in the preferred embodiment of the present invention, it should be realized that any periodic activity within the system, or applied to the system, could also be used for the same function.

While several implementations of the preferred embodiment of the invention has been shown and described, various modifications and alternate embodiments will occur to those skilled in the art. Accordingly, it is intended that the invention be limited only in terms of the appended claims.

We claim:

- 1. An apparatus, comprising:
- a central processing unit (CPU) having a monitor for measuring the relative amount of idle time within said CPU; and
- a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU.
- 2. An apparatus, comprising:
- a central processing unit (CPU) having a monitor for measuring the relative amount of idle time within said CPU; and

13

- a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU in response to usage of said CPU being below a preselected level.
- 3. An apparatus, comprising:
- a central processing unit (CPU) having a monitor for measuring the relative amount of idle time within said CPU; and
- a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU to reduce the idle time in said CPU.
- 4. The apparatus of claim 3, wherein said monitor inhibits the modification of said clock signal while said CPU is processing critical I/O.
- 5. The apparatus of claim 3, wherein said CPU sends signals to the clock manager requesting the clock manager to demodify the clock signal being sent to the CPU in response to said monitor detecting a critical I/O request.
- 6. The apparatus of claim 3, wherein said monitor is self-tuning.
- 7. The apparatus of claim 6, wherein said monitor uses a ²⁰ control system of continuous feedback loops.
 - 8. An apparatus, comprising:
 - a central processing unit (CPU) having a monitor for measuring the relative amount of idle time within said CPU; and
 - a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU to minimize the relative amount of idle time in said CPU.
 - 9. An apparatus, comprising:
 - a central processing unit (CPU) having a monitor for measuring the relative amount of activity time within said CPU; and
 - a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU.
- 10. The apparatus of claim 9, wherein said monitor inhibits the modification of said clock signal while said CPU is processing critical I/O.
- 11. The apparatus of claim 9, wherein said CPU sends signals to the clock manager requesting the clock manager to demodify the clock signal being sent to the CPU in response to said monitor detecting a critical I/O request.
- 12. The apparatus of claim 9, wherein said monitor is self-tuning.
- 13. The apparatus of claim 12, wherein said monitor uses a control system of continuous feedback loops.
 - 14. An apparatus, comprising:
 - a central processing unit (CPU) having a monitor for measuring the relative amount of activity time within said CPU; and
 - a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU in response to usage of said CPU being below a preselected level.
 - 15. An apparatus, comprising:
 - a central processing unit (CPU) having a monitor for measuring the relative amount of activity time within said CPU; and
 - a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU to control the amount of activity time in said CPU.
 - 16. An apparatus, comprising:
 - a central processing unit (CPU) having a monitor for 65 measuring the relative amount of activity time within said CPU; and

- a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU to optimize the activity time within said CPU in response to usage of said CPU being below a preselected level.
- 17. An apparatus, comprising:
- a central processing unit (CPU) having a monitor for measuring the relative amount of idle time and activity time within said CPU; and
- a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU
- 18. An apparatus, comprising:
- a central processing unit (CPU) having a monitor for measuring the relative amount of idle time and activity time within said CPU; and
- a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU in response to usage of said CPU being below a preselected level.
- 19. An apparatus, comprising:
- a central processing unit (CPU) having a monitor for measuring the relative amount of idle time and activity time within said CPU; and
- a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU to control the amount of idle time and activity time in said CPU.
- 20. The apparatus of claim 19, wherein said monitor inhibits the modification of said clock signal while said CPU is processing critical I/O.
- 21. The apparatus of claim 19, wherein said CPU sends signals to the clock manager requesting the clock manager to demodify the clock signal being sent to the CPU in response to said monitor detecting a critical I/O request.
- 22. The apparatus of claim 19, wherein said monitor is self-tuning.
- 23. The apparatus of claim 22, wherein said monitor uses a control system of continuous feedback loops.
 - 24. An apparatus, comprising:
 - a central processing unit (CPU) having a monitor for measuring the relative amount of idle time and activity time within said CPU; and
- a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU to control the amount of idle time and activity time in said CPU in response to a utilization percentage of said CPU being below a preselected level.
- 25. An apparatus, comprising:
- a central processing unit (CPU) having a monitor for measuring the utilization of said CPU; and
- a clock manager coupled to said CPU, said clock manager selectively modifying a clock signal being sent to said CPU to control a utilization percentage of said CPU.
- 26. An apparatus, comprising:
- a central processing unit (CPU) coupled to a clock and having a monitor for measuring the relative amount of idle time and activity time within said CPU; and
- a clock manager coupled to said CPU, said clock manager controlling periods of time said clock is in an OFF state, the length of said periods of time said clock is in an OFF state being appropriate to allow said CPU to operate at an efficient utilization percentage.
- 27. The apparatus of claim 26, wherein energy consumption in said CPU is at a maximum when the length of each period of time said clock is in an OFF state is at zero.

15

- 28. The apparatus of claim 26, wherein energy consumption in said CPU decreases as the length of each period of time said clock is in an OFF state increases.
- time said clock is in an OFF state are constantly being adjusted to optimize said utilization percentage of said central processing unit.

- 30. The apparatus of claim 26, wherein said OFF state represents the minimum clock rate at which said central processing unit can operate.
- 29. The apparatus of claim 26, wherein said periods of clock rate may be zero for central processing units that can have their clocks stopped.

EXHIBIT 3



(12) United States Patent Watts, Jr. et al.

(10) Patent No.:

US 6,397,340 B2

(45) Date of Patent:

May 28, 2002

(54) REAL-TIME POWER CONSERVATION FOR ELECTRONIC DEVICE HAVING A PROCESSOR

(75) Inventors: La Vaughn F. Watts, Jr., Austin; Steven J. Wallace, Waco, both of TX

(US)

(73) Assignee: Texas Instruments Incorporated,

Dallas, TX (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/756,838

(22) Filed: Jan. 9, 2001

Related U.S. Application Data

(63) Continuation of application No. 09/392,205, filed on Sep. 8, 1999, now Pat. No. 6,173,409, which is a continuation of application No. 08/023,831, filed on Apr. 12, 1993, now Pat. No. 6,006,336, which is a continuation of application No. 07/429,270, filed on Oct. 30, 1989, now Pat. No. 5,218,704.

(51)	Int. Cl.	 G06F 1	/32

(56) References Cited

U.S. PATENT DOCUMENTS

3,453,601	A	7/1969	Bogert et al.
3,623,017	A	11/1971	Lowell
3,868,647	A	2/1975	Zandvied
3,922,526	A	11/1975	Cochran 235/152
3,941,989	A	3/1976	McLaughlin et al.

4,137,563 A	1/1979	Tsunoda
4,217,637 A	8/1980	Faulkner et al.
4,254,475 A	3/1981	Cooney et al.
4,267,577 A	5/1981	Hashimoto et al.
4,279,020 A	7/1981	Christian et al.

(List continued on next page.)

FOREIGN PATENT DOCUMENTS


EP	0 349 726 B1	1/1990
EP	0 363 567 B1	4/1990
EP	8911349	4/1990
EP	0 349 726	10/1990

Primary Examiner—Glenn A. Auve (74) Attorney, Agent, or Firm—Ronald O. Neerings; Wade James Brady, III; Frederick J. Telecky, Jr.

(57) ABSTRACT


A real-time power conservation apparatus and method for portable computers employs a monitor to determine whether a CPU may rest based upon a real-time sampling of the CPU activity level and to activate a hardware selector to carry out the monitor's determination. If the monitor determines the CPU may rest, the hardware selector reduces CPU clock time; if the CPU is to be active, the hardware selector returns the CPU to its previous high speed clock level. Switching back into full operation from its rest state occurs without a user having to request it and without any delay in the operation of the computer while waiting for the computer to return to a "ready" state. Furthermore, the monitor adjusts the performance level of the computer to manage power conservation in response to the real-time sampling of CPU activity. Such adjustments are accomplished within the CPU cycles and do not affect the user's perception of performance and do not affect any system application software executing on the computer.

38 Claims, 6 Drawing Sheets



US 6,397,340 B2 Page 2

		U.S.	PATENT	DOCUMENTS	4,821,229 A	4/1989	Jauregui
					4,823,292 A	4/1989	Hillion
4	,293,927	Α	10/1981	Hoshii	4.823.309 A	4/1989	Kusaka et al.
4	,316,247	Α	2/1982	Iwamoto	4,851,987 A		
4	,317,180	Α	2/1982	Lies	4,870,570 A		Satoh et al.
4	317,181	Α	2/1982	Teza et al.	4,893,271 A		Davis et al.
4	361,873	Α	11/1982	Harper et al.	4,980,836 A		Carter et al.
4	.3 81,552	Α	4/1983	Nocilini et al.	5,025,387 A	6/1991	
4	409,665	Α	10/1983	Tubbs et al.	5,083,266 A		
	,590,553		5/1986		5,086,387 A		Arroyo et al.
			9/1986	Takeda et al 179/81 R	, ,		Yorimoto et al.
	,615,006			Maejima et al.	5,142,684 A		Perry et al.
	.670.837		6/1987	,	, ,		,
	, ,				5,167,024 A	11/1992	
	,686,386			Tadao 307/269	5,179,693 A	1/1993	Kitamura et al.
4	,698,748	Α	10/1987	Juzswik et al.	5,201,059 A	4/1993	Nguyen
4	748,559	Α	5/1988	Smith et al.	5,218,704 A		Watts, Jr. et al.
	,758,945		7/1988		, ,		*
			-		5,560,024 A	9/1996	Harper et al.
4	,780,843	Α	10/1988	Tietjen	6,173,409 B1 ³	* 1/2001	Watts, Jr. et al 713/322
4	814,591	Α	3/1989	Nara et al 235/380	-,,		,
4	819,164	Α	4/1989	Branson	* cited by examine	r	



May 28, 2002

Sheet 2 of 6





FIG. 2α


May 28, 2002

Sheet 3 of 6



May 28, 2002

Sheet 4 of 6



May 28, 2002

Sheet 5 of 6





FIG. 2d

U.S. Patent

May 28, 2002

Sheet 6 of 6



1

REAL-TIME POWER CONSERVATION FOR ELECTRONIC DEVICE HAVING A PROCESSOR

This application is a Continuation of application Ser. 5 No.09/392,205, filed Sep. 8, 1999,now U.S. Pat. No. 6,173, 409 which is a Continuation of application Ser. No. 08/023, 831, filed Apr. 12, 1993, now U.S. Pat. No. 6,006,336 which is a Continuation of application Ser. No. 07/429,270 filed Oct. 30, 1989, now U.S. Pat. No. 5,218,704.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to real-time computer power conservation, and more particularly to an apparatus and method for reduction of central processing unit (CPU) clock time based on the real-time activity level within the CPU of a portable computer.

2. Description of the Related Art

During the development stages of personal computers, the transportable or portable computer has become very popular. Such portable computer uses a large power supply and really represents a small desktop personal computer. Portable computers are smaller and lighter than a desktop personal 25 computer and allow an user to employ the same software that can be used on a desktop computer.

The first generation "portable" computers only operated from an A/C wall power. As personal desktop computer development continued, battery-powered computers were designed. Furthermore, real portability became possible with the development of new display technology, better disk storage, and lighter components.

However, the software developed was designed to run on a desk top personal computers, with all the features of a computer, without regard to battery-powered portable computers that only had limited amounts of power available for short periods of time. No special considerations were made by the software, operating system (MS-DOS), Basic Input/Output System (BIOS), or the third party application software to conserve power usage for these portable computers.

As more and more highly functional software packages were developed, desk top computer users experienced increased performance from the introductions of higher computational CPUs, increased memory, and faster high performance disk drives.

Unfortunately, portable computers continued to run only on A/C power or with large and heavy batteries. In trying to keep up with the performance requirements of the desk top computers, and the new software, expensive components were used to cut the power requirements. Even so, the heavy batteries still did not run very long. This meant users of portable computers had to settle for A/C operation or very short battery operation to have the performance that was expected from the third party software.

away from the computer for the programmed length of tim. The advantage of this type of power conservation over juturing the power switch off/on is a much quicker return full operation. However, this method of power conservation which is still not real-time, intelligent power conservation which does not disturb the operating system, BIOS, and any third party software.

Portable computer designers stepped the performance down to 8088- and 8086-type processors to reduce the power consumption. The supporting circuits and CPU took less power to run and therefore, lighter batteries could be used. Unfortunately, the new software requiring 80286-type instructions, that did not exist in the older slower 8088/8086 CPUs, did not run.

In an attempt to design a portable computer that could conserve power, thereby yielding longer battery operation, 65 smaller units, and less weight, some portable computer designers proceeded to reduce power consumption of a

2

portable computer while user is not using the computer. For example, designers obtain a reduction in power usage by slowing or stopping the disk drive after some predetermined period of inactivity; if the disk drive is not being used, the disk drive is turned off, or simply placed into a standby mode. When the user ready to use the disk, the operator must wait until the disk drive is spins up and the computer system is ready again for full performance before the operator may proceed with the operation.

Other portable computer designers conserve power by turning the computer display off when the keyboard is not being used. However, in normal operation the computer is using full power. In other words, power conservation by this method is practical only when the user is not using the components of the system. It is very likely, however, that the user will turn the computer off when not in use.

Nevertheless, substantial power conservation while the operator is using the computer for meaningful work is needed. When the operator uses the computer, full operation of all components is required. During the intervals while the operator is not using the computer, however, the computer could be turned off or slowed down to conserve power consumption. It is critical to maintaining performance to determine when to slow the computer down or turn it off without disrupting the user's work, upsetting the third party software, or confusing the operating system, until operation is needed.

Furthermore, although an user can wait for the disk to spin up as described above, application software packages cannot wait for the CPU to "spin up" and get ready. The CPU must be ready when the application program needs to compute. Switching to full operation must be completed quickly and without the application program being affected. This immediate transition must be transparent to the user as well as to the application currently active. Delays cause user operational problems in response time and software compatability, as well as general failure by the computer to accurately execute a required program.

Other attempts at power conservation for portable computers include providing a "Shut Down" or "Standby Mode" of operation. The problem, again, is that the computer is not usable by the operator during this period. The operator could just as well turned off the power switch of the unit to save power. This type of power conservation only allows the portable computer to "shut down" and thereby save power if the operator forgets to turn off the power switch, or walks away from the computer for the programmed length of time. The advantage of this type of power conservation over just turning the power switch off/on is a much quicker return to full operation. However, this method of power conservation is still not real-time, intelligent power conservation while the computer is on and processing data which does not disturb the operating system, BIOS, and any third party application programs currently running on the computer.

Attempts to meet this need have been made by VLSI vendors in providing circuits that either turn off the clocks to the CPU when the user is not typing on the keyboard or wakes up the computer on demand when a keystroke occurred. Either of these approaches reduce power but the computer is dead (unusable) during this period. Background operations such as updating the system clock, communications, print spooling, and other like operations cannot be performed. Some existing portable computers employ these circuits. After a programmed period of no activity, the computer turns itself off. The operator must turn the machine on again but does not have to reboot the

3

operating system and application program. The advantage of this circuitry is, like the existing "shut down" operations, a quick return to full operation without restarting the computer. Nevertheless, this method only reduces power consumption when the user walks away from the machine and does not actually extend the operational life of the battery charge.

SUMMARY OF THE INVENTION

In view of the above problems associated with the related art, it is an object of the present invention to provide an apparatus and method for real-time conservation of power for computer systems without any real-time performance degradation, such conservation of power remaining transparent to the user.

Another object of the present invention is to provide an apparatus and method for predicting the activity level within a computer system and using the prediction for automatic power conservation.

Yet another object of the present invention is to provide an apparatus and method which allows user modification of automatic activity level predictions and using the modified predictions for automatic power conservation.

A further object of the present invention is to provide an apparatus and method for real-time reduction and restoration of clock speeds thereby returning the CPU to full processing rate from a period of inactivity which is transparent to software programs.

These objects are accomplished in a preferred embodiment of the present invention by an apparatus and method which determine whether a CPU may rest based upon the CPU activity level and activates a hardware selector based upon that determination. If the CPU may rest, or sleep, the hardware selector applies oscillations at a sleep clock level; if the CPU is to be active, the hardware selector applies oscillations at a high speed clock level.

The present invention examines the state of CPU activity, as well as the activity of both the operator and any application software program currently active. This sampling of activity is performed real-time, adjusting the performance level of the computer to manage power conservation and computer power. These adjustments are accomplished within the CPU cycles and do not affect the user's perception of performance.

Thus, when the operator for the third party software of the 45 operating system/BIOS is not using the computer, the present invention will effect a quick turn off or slow down of the CPU until needed, thereby reducing the power consumption, and will promptly restore full CPU operation when needed without affecting perceived performance. This 50 switching back into full operation from the "slow down" mode occurs without the user having to request it and without any delay in the operation of the computer while waiting for the computer to return to a "ready" state.

These and other features and advantages of the invention 55 will be apparent to those skilled in the art from the following detailed description of a preferred embodiment, taken together with the accompanying drawings, in which:

DESCRIPTION OF THE DRAWINGS

FIG. 1 is a flowchart depicting the self-tuning aspect of a preferred embodiment of the present invention;

FIGS. 2a-2d are flowcharts depicting the active power conservation monitor employed by the present invention;

FIG. 3 is a simplified schematic diagram representing the 65 active power conservation associated hardware employed by the present invention;

FIG. 4 is a schematic of the sleep hardware for one embodiment of the present invention; and

FIG. 5 is a schematic of the sleep hardware for another embodiment of the present invention.

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

If the period of computer activity in any given system is examined, the CPU and associated components have a utilization percentage. If the user is inputing data from the keyboard, the time between keystrokes is very long in terms of CPU cycles. Many things can be accomplished by the computer during this time, such as printing a report. Even during the printing of a report, time is still available for additional operations such as background updating of a clock/calendar display. Even so, there is almost always spare time when the CPU is not being used. If the computer is turned off or slowed down during this spare time, then power consumption is obtained real-time. Such real-time power conservation extends battery operation life.

According to the preferred embodiment of the present invention, to conserve power under MS-DOS, as well as other operating systems such as OS/2, XENIX, and those for Apple computers, requires a combination of hardware and software. It should be noted that because the present invention will work in any system, while the implementation may vary slightly on a system-by-system basis, the scope of the present invention should therefore not be limited to computer systems operating under MS/DOS.

Slowing down or stopping the computer system components according to the preferred embodiment of the present invention, reduces power consumption, although the amount of power saved may vary. Therefore, according to the present invention, stopping the clock (where possible as some CPUs cannot have their clocks stopped) reduces the power consumption more than just slowing the clock.

In general, the number of operations (or instructions) per second may be considered to be roughly proportional to the processor clock:

instructions/second=instructions/cycle*cycles/second

Assuming for simplicity that the same instruction is repeatedly executed so that instructions/second is constant, the relationship can be expressed as follows:

where Fq is instructions/second, K₁ is constant equal to the instructions/cycle, and Clk equals cycles/second. Thus, roughly speaking, the rate of execution increases with the frequency of the CPU clock.

The amount of power being used at any given moment is also related to the frequency of the CPU clock and therefore to the rate of execution. In general this relationship can be expressed as follows:

$$P=K_2+(K_3*Clk)$$

where P is power in watts, K₂ is a constant in watts, K₃ is a constant and expresses the number of watt-seconds/cycle, and Clk equals the cycles/second of the CPU clock. Thus it can also be said that the amount of power being consumed at any given time increases as the CPU clock frequency increases.

Assume that a given time period T is divided into N intervals such that the power P was constant during each

interval. Then the amount of energy E expended during T would be given by:

 $E=P(1)deltaT_1+P(2)deltaT_2 ... +P(N)deltaT_N$

Further assume that the CPU clock "Clk" has only two states, either "ON" or "OFF". For the purposes of this discussion, the "ON" state represents the CPU clock at its maximum frequency, while the "OFF" state represents the minimum clock rate at which the CPU can operate (this may be zero for CPUs that can have their clocks stopped). For the condition in which the CPU clock is always "ON", each P(i) in the previous equation is equal and the total energy is:

 $E(\max) = P(\infty) * (\text{delta } T_1 + \text{delta } T_2 \dots + \text{delta } T_N)$

= P(on) * T

This represents the maximum power consumption of the computer in which no power conservation measures are 20 being used. If the CPU clock is "off" during a portion of the intervals, then there are two power levels possible for each interval. The P(on) represents the power being consumed when the clock in in its "ON" state, while P(off) represents time intervals in which the clock is "ON" is summed into the quantity "T(on)" and the "OFF" intervals are summed into "T(off)", then it follows:

T=T(on)+T(off)

Now the energy being used during period T can be written:

 $E=[P(on)^*T(on)]+[P(off)^*T(off)]$

Under these conditions, the total energy consumed may be 35 reduced by increasing the time intervals T(off). Thus, by controlling the periods of time the clock is in its "OFF" state, the amount of energy being used may be reduced. If the T(off) period is divided into a large number of intervals during the period T, then as the width of each interval goes 40 to zero, energy consumption is at a maximum. Conversely, as the width of the T(off) intervals increase, the energy consumed decreases.

If the "OFF" intervals are arranged to coincide with periods during which the CPU is normally inactive, then the 45 user cannot perceive any reduction in performance and overall energy consumption is reduced from the E(max) state. In order to align the T(off) intervals with periods of CPU inactivity, the CPU activity level is used to determine the width of the T(off) intervals in a closed loop. FIG. 1 50 depicts such a closed loop. The activity level of the CPU is determined at Step 10. If this level is an increase over an immediately previous determination, the present invention decreases the T(off) interval (Step 20) and returns to determine the activity level of the CPU again. If, on the other 55 hand, this activity level is a decrease over an immediately previous determination, the present invention increases the T(off) interval (Step 30) and proceeds to again determine the activity level of the CPU. Thus the T(off) intervals are constantly being adjusted to match the system activity level. 60

In any operating system, two key logic points exist: an IDLE, or "do nothing", loop within the operating system and an operating system request channel, usually available for services needed by the application software. By placing logic inline with these logic points, the type of activity 65 request made by an application software can be evaluated, power conservation can be activated and slice periods deter-

mined. A slice period is the number of T(on) vs. T(off) intervals over time, computed by the activity level. An assumption may be made to determine CPU activity level: Software programs that need service usually need additional services and the period of time between service requests can be used to determine the activity level of any application software running on the computer and to provide slice counts for power conservation according to the present invention.

Once the CPU is interrupted during a power conservation slice (T(off)), the CPU will save the interrupted routine's state prior to vectoring to the interrupt software. Of course, since the power conservation software was operating during this slice, control will be returned to the active power 15 conservation loop (monitor 40) which simply monitors the CPU's clock to determine an exit condition for the power conservation mode, thereby exiting from T(off) to T(on) state. The interval of the next power conservation state is adjusted by the activity level monitored, as discussed above in connection with FIG. 1. Some implementations can create an automatic exit from T(off) by the hardware logic, thereby forcing the power conservation loop to be exited automatically and executing an interval T(on).

More specifically, looking now at FIGS. 2a-2d, which the power being used when the clock is "OFF". If all of the 25 depict the active power conservation monitor 40 of the present invention. The CPU installs monitor 40 either via a program stored in the CPU ROM or loads it from an external device storing the program in RAM. Once the CPU has loaded monitor 40, it continues to INIT 50 for system interrupt initialization, user configurational setup, and system/application specific initialization. IDLE branch 60 (more specifically set out in FIG. 2b) is executed by a hardware or software interrupt for an IDLE or "do nothing" function. This type of interrupt is caused by the CPU entering either an IDLE or a "do nothing" loop (i.e., planned inactivity). The ACTIVITY branch 70 of the flowchart, more fully described below in relation to FIG. 2d, is executed by a software or hardware interrupt due to an operating system or I/O service request, by an application program or internal operating system function. An I/O service request made by a program may, for example, be a disk I/O, read, print, load, etc. Regardless of the branch selected, control is eventually returned to the CPU operating system at RETURN 80. The INIT branch 50 of this flowchart, shown in FIG. 2a, is executed only once if it is loaded via program into ROM or is executed every time during power up if it is loaded from an external device and stored in the RAM. Once this branch of active power monitor 40 has been fully executed, whenever control is yielded from the operating system to the power conservation mode, either IDLE 60 or ACTIVITY 70 branches are selected depending on the type of CPU activity: IDLE branch 60 for power conservation during planned inactivity and ACTIVITY branch 70 for power conservation during CPU activity.

> Looking more closely at INIT branch 50, after all system interrupt and variables are initialized, the routine continues at Step 90 to set the Power_level equal to DEFAULT₁₃LEVEL. In operating systems where the user has input control for the Power_level, the program at Step 100 checks to see if a User_level has been selected. If the User_level is less than zero or greater than the MAXIMUM_LEVEL, the system uses the DEFAULT LEVEL. Otherwise, it continues onto Step 110 where it modifies the Power_level to equal the User_level.

> According to the preferred embodiment of the present invention, the system at Step 120 sets the variable Idle_tick to zero and the variable Activity_tick to zero. Under an

7

MS/DOS implementation, Idle_tick refers to the number of interrupts found in a "do nothing" loop. Activity_tick refers to the number of interrupts caused by an activity interrupt which in turn determines the CPU activity level. Tick count represents a delta time for the next interrupt. Idle_tick is a constant delta time from one tick to another (interrupt) unless overwritten by a software interrupt. A software interrupt may reprogram delta time between interrupts.

After setting the variables to zero, the routine continues on to Setup 130 at which time any application specific configuration fine-tuning is handled in terms of system-specific details and the system is initialized. Next the routine arms the interrupt I/O (Step 140) with instructions to the hardware indicating the hardware can take control at the next interrupt. INIT branch 50 then exits to the operating system, or whatever called the active power monitor originally, at RETURN 80.

Consider now IDLE branch 60 of active power monitor 40, more fully described at FIG. 2b. In response to a planned inactivity of the CPU, monitor 40 (not specifically shown in this Figure) checks to see if entry into IDLE branch 60 is permitted by first determining whether the activity interrupt is currently busy. If Busy_A equals BUSY_FLAG (Step 150), which is a reentry flag, the CPU is busy and cannot now be put to sleep. Therefore, monitor 40 immediately proceeds to RETURN I 160 and exits the routine. RETURN 25 I 160 is an indirect vector to the previous operating system IDLE vector interrupt for normal processing stored before entering monitor 40. (I.e., this causes an interrupt return to the last chained vector.)

If the Busy_A interrupt flag is not busy, then monitor 40 30 checks to see if the Busy Idle interrupt flag, Busy_I, equals BUSY_FLAG (Step 170). If so, this indicates the system is already in IDLE branch 60 of monitor 40 and therefore the system should not interrupt itself. If Busy_I=BUSY_FLAG, the system exits the routine at RETURN_I indirect 35 vector 160.

If, however, neither the Busy_A reentry flag or the Busy_I reentry flag have been set, the routine sets the Busy_I flag at Step 180 for reentry protection (Busy_I=BUSY_FLAG). At Step 190 Idle_tick is incremented by 40 one. Idle_tick is the number of T(on) before a T(off) interval and is determined from IDLE interrupts, setup interrupts and from CPU activity level. Idle_tick increments by one to allow for smoothing of events, thereby letting a critical I/O activity control smoothing.

At Step 200 monitor 40 checks to see if Idle_tick equals IDLE_MAXTICKS. IDLE_MAXTICKS is one of the constants initialized in Setup 130 of INIT branch 50, remains constant for a system, and is responsible for self-tuning of the activity level. If Idle_tick does not equal IDLE 50 MAXTICKS, the Busy_I flag is cleared at Step 210 and exits the loop proceeding to the RETURN I indirect vector 160. If, however, Idle_tick equals IDLE_MAXTICKS, Idle_tick is set equal to IDLE START_TICKS (Step 220). IDLE_START TICKS is a constant which may or may not 55 be zero (depending on whether the particular CPU can have its clock stopped). This step determines the self-tuning of how often the rest of the sleep functions may be performed. By setting IDLE START_TICKS equal to IDLE_ MAXTICKS minus one, a continuous T(off) interval is 60 achieved. At Step 230, the Power_level is checked. If it is equal to zero, the monitor clears the Busy_I flag (Step 210), exits the routine at RETURN I 160, and returns control to the operating system so it may continue what it was originally doing before it entered active power monitor 40.

If, however, the Power_level does not equal zero at Step 240, the routine determines whether an interrupt mask is in

8

place. An interrupt mask is set by the system/application software, and determines whether interrupts are available to monitor 40. If interrupts are NOT_AVAILABLE, the Busy_I reentry flag is cleared and control is returned to the operating system to continue what it was doing before it entered monitor 40. Operating systems, as well as application software, can set T(on) interval to yield a continuous T(on) state by setting the interrupt mask equal to NOT_AVAILABLE.

Assuming an interrupt is AVAILABLE, monitor 40 proceeds to the SAVE POWER subroutine 250 which is fully executed during one T(off) period established by the hardware state. (For example, in the preferred embodiment of the present invention, the longest possible interval could be 18 ms, which is the longest time between two ticks or interrupts from the real-time clock.) During the SAVE POWER subroutine 250, the CPU clock is stepped down to a sleep clock level

Once a critical I/O operation forces the T(on) intervals, the IDLE branch 60 interrupt tends to remain ready for additional critical I/O requests. As the CPU becomes busy with critical I/O, less T(off) intervals are available. Conversely, as critical I/O requests decrease, and the time intervals between them increase, more T(off) intervals are available. IDLE branch 60 is a self-tuning system based on feedback from activity interrupts and tends to provide more T(off) intervals as the activity level slows. As soon as monitor 40 has completed SAVE POWER subroutine 250, shown in FIG. 2c and more fully described below, the Busy_I reentry flag is cleared (Step 210) and control is returned at RETURN I 160 to whatever operating system originally requested monitor 40.

Consider now FIG. 2c, which is a flowchart depicting the SAVE POWER subroutine 250. Monitor 40 determines what the I/O hardware high speed clock is at Step 260. It sets the CURRENT_CLOCK_RATE equal to the relevant high speed clock and saves this value to be used for CPUs with multiple level high speed clocks. Thus, if a particular CPU has 12 MHz and 6 MHz high speed clocks, monitor 40 must determine which high speed clock the CPU is at before monitor 40 reduces power so it may reestablish the CPU at the proper high speed clock when the CPU awakens. At Step 270, the Save_clock_rate is set equal to the CURRENT_ CLOCK_RATE determined. Save_clock_rate 270 is not 45 used when there is only one high speed clock for the CPU. Monitor 40 now continues to SLEEPCLOCK 280, where a pulse is sent to the hardware selector (shown in FIG. 3) to put the CPU clock to sleep (i.e., lower or stop its clock frequency). The I/O port hardware sleep clock is at much lower oscillations than the CPU clock normally employed.

At this point either of two events can happen. A system/ application interrupt may occur or a real-time clock interrupt may occur. If a system/application interrupt 290 occurs, monitor 40 proceeds to interrupt routine 300, processing the interrupt as soon as possible, arming interrupt I/O at Step 310, and returning to determine whether there has been an interrupt (Step 320). Since in this case there has been an interrupt, the Save_clock_rate is used (Step 330) to determine which high speed clock to return the CPU to and SAVE POWER subroutine 250 is exited at RETURN 340. If, however, a system/application interrupt is not received, the SAVE POWER subroutine 250 will continue to wait until a real-time clock interrupt has occurred (Step 320). Once such an interrupt has occurred, SAVE POWER subroutine 250 reestablishes the CPU at the stored Save-clock-rate. If the sleep clock rate was not stopped, in other words, the sleep clock rate was not zero, control is passed at a slow clock and

ς

SAVE POWER subroutine 250 will execute interrupt loop 320 several times. If however, control is passed when the sleep clock rate was zero, in other words, there was no clock, the SAVE POWER subroutine 250 will execute interrupt loop 320 once before returning the CPU clock to the Save_clock_rate 330 and exiting (Step (340).

Consider now FIG. 2d which is a flowchart showing ACTIVITY branch 70 triggered by an application/system activity request via an operating system service request interrupt. ACTIVITY branch 70 begins with reentry protection. Monitor 40 determines at Step 350 whether Busy_I has been set to BUSY_FLAG. If it has, this means the system is already in IDLE branch 60 and cannot be interrupted. If Busy_I=BUSY_FLAG, monitor 40 exits to RETURN I 160, which is an indirect vector to an old activity vector interrupt for normal processing, via an interrupt vector after the operating system performs the requested service.

If however, the Busy_I flag does not equal BUSY FLAG, which means IDLE branch 60 is not being accessed, monitor 40 determines at Step 360 if the BUSY_A flag has 20 been set equal to BUSY FLAG. If so, control will be returned to the system at this point because ACTIVITY branch 70 is already being used and cannot be interrupted. If the Busy_A flag has not been set, in other words, Busy A does not equal BUSY FLAG, monitor 40 sets Busy_A equal 25 to BUSY FLAG at Step 370 so as not to be interrupted during execution of ACTIVITY branch 70. At Step 380 the Power_level is determined. If Power_level equals zero, monitor 40 exits ACTIVITY branch 70 after clearing the Busy_A reentry flag (Step 390). If however, the Power_ level does not equal zero, the CURRENT_CLOCK RATE of the I/O hardware is next determined. As was true with Step 270 of FIG. 2C, Step 400 of FIG. 2d uses the CURRENT_CLOCK_RATE if there are multiple level high speed clocks for a given CPU. Otherwise, 35 CURRENT_CLOCK_RATE always equals the CPU high speed clock. After the CURRENT_CLOCK_RATE is determined (Step 400), at Step 410 Idle_tick is set equal to the constant START_TICKS established for the previously determined CURRENT_CLOCK RATE. T(off) intervals 40 are established based on the current high speed clock that is

Monitor 40 next determines that a request has been made. A request is an input by the application software running on the computer, for a particular type of service needed. At Step 45 420, monitor 40 determines whether the request is a CRITI-CAL I/O. If the request is a CRITICAL I/O, it will continuously force T(on) to lengthen until the T(on) is greater than the T(off), and monitor 40 will exit ACTIVITY branch 70 after clearing the Busy_A reentry flag (Step 390). If, on the 50 other hand, the request is not a CRITICAL I/O, then the Activity_tick is incremented by one at Step 430. It is then determined at Step 440 whether the Activity tick now equals ACTIVITY_MAXTICKS. Step 440 allows a smoothing from a CRITICAL I/O, and makes the system ready from 55 another CRITICAL I/O during Activity_tick T(on) intervals. Assuming Activity tick does not equal ACTIVITY_ MAXTICKS, ACTIVITY branch 70 is exited after clearing the Busy A reentry flag (Step 390). If, on the other hand, the Activity_tick equals constant ACTIVITY_MAXTICKS, at 60 Step 450 Activity_tick is set to the constant LEVEL MAXTICKS established for the particular Power_level determined at Step 380.

Now monitor 40 determines whether an interrupt mask exists (Stop 460). An interrupt mask is set by system/ 65 application software. Setting it to NOT_AVAILABLE creates a continuous T(on) state. If the interrupt mask equals

10

NOT_AVAILABLE, there are no interrupts available at this time and monitor 40 exits ACTIVITY branch 70 after clearing the Busy_A reentry flag (Step 390). If, however, an interrupt is AVAILABLE, monitor 40 determines at Step 470 whether the request identified at Step 420 was for a SLOW I/O_INTERRUPT. SLOW I/O requests may have a delay until the I/O device becomes "ready". During the "make ready" operation, a continuous T(off) interval may be set up and executed to conserve power. Thus, if the request is not a SLOW I/O_INTERRUPT, ACTIVITY branch 70 is exited after clearing the Busy_A reentry flag (Step 390). If, however, the request is a SLOW I/O_INTERRUPT, and time yet exists before the I/O device becomes "ready", monitor 40 then determines at Step 480 whether the I/O request is COMPLETE (i.e., is I/O device ready?). If the I/O device is not ready, monitor 40 forces T(off) to lengthen, thereby forcing the CPU to wait, or sleep, until the SLOW I/O device is ready. At this point it has time to save power and ACTIVITY branch 70 enters SAVE POWER subroutine 250 previously described in connection with to FIG. 2C. If, however, the I/O request is COMPLETE, control is returned to the operating system subsequently to monitor 40 exiting ACTIVITY branch 70 after clearing Busy_A reentry flag (Step 390).

Self-tuning is inherent within the control system of continuous feedback loops. The software of the present invention can detect when CPU activity is low and therefore when the power conservation aspect of the present invention may be activated. Once the power conservation monitor is activated, a prompt return to full speed CPU clock operation within the interval is achieved so as to not degrade the performance of the computer. To achieve this prompt return to full speed CPU clock operation, the preferred embodiment of the present invention employs some associated hardware.

Looking now at FIG. 3 which shows a simplified schematic diagram representing the associated hardware employed by the present invention for active power conservation. When monitor 40 (not shown) determines the CPU is ready to sleep, it writes to I/O port (not shown) which causes a pulse on the SLEEP line. The rising edge of this pulse on the SLEEP line causes flip flop 500 to clock a high to Q and a low to Q-. This causes the AND/OR logic (AND gates 510, 520; OR gate 530) to select the pulses travelling the SLEEP CLOCK line from SLEEP CLOCK oscillator 540 to be sent to and used by the CPU CLOCK. SLEEP CLOCK oscillator 540 is a slower clock than the CPU clock used during normal CPU activity. The high coming from the Q of flip flop 500 ANDed (510) with the pulses coming from SLEEP CLOCK oscillator 540 is ORed (530) with the result of the low on the Q- of flip flop 500 ANDed (520) with the pulse generated along the HIGH SPEED CLOCK line by the HIGH SPEED CLOCK oscillator 550 to yield the CPU CLOCK. When the I/O port designates SLEEP CLOCK, the CPU CLOCK is then equal to the SLEEP CLOCK oscillator 540 value. If, on the other hand, an interrupt occurs, an interrupt- value clears flip flop 500, thereby forcing the AND/OR selector (comprising 510, 520 and 530) to choose the HIGH SPEED CLOCK value, and returns the CPU CLOCK value to the value coming from HIGH SPEED CLOCK oscillator 550. Therefore, during any power conservation operation on the CPU, the detection of any interrupt within the system will restore the CPU operation at full clock rate prior to vectoring and processing the interrupt.

It should be noted that the associated hardware needed, external to each of the CPUs for any given system, may be different depending upon the operating system used,

whether the CPU can be stopped, etc. Nevertheless, the scope of the present invention should not be limited by possible system specific modifications needed to permit the present invention to actively conserve power in the numerous available portable computer systems. For example two actual implementations are shown in FIGS. 4 and 5, discussed below.

Many VSLI designs today allow for clock switching of the CPU speed. The logic to switch from a null clock or slow clock to a fast clock logic is the same as that which allows 10 the user to change speeds by a keyboard command. The added logic of monitor 40 working with such switching logic, causes an immediate return to a fast clock upon detection of any interrupt. This simple logic is the key to the necessary hardware support to interrupt the CPU and thereby allow the processing of the interrupt at full speed.

The method to reduce power consumption under MS-DOS employs the MS-DOS IDLE loop trap to gain access to the "do nothing" loop. The IDLE loop provides special access to application software and operating system 20 operations that are in a state of IDLE or low activity. Careful examination is required to determine the activity level at any given point within the system. Feedback loops are used from the interrupt 21H service request to determine the activity level. The prediction of activity level is determined by 25 RESCPU line to the FE3001 (not shown) which in turn interrupt 21H requests, from which the present invention thereby sets the slice periods for "sleeping" (slowing down or stopping) the CPU. An additional feature allows the user to modify the slice depending on the activity level of interrupt 21H.

Looking now at FIG. 4, which depicts a schematic of an actual sleep hardware implementation for a system such as the Intel 80386 (CPU cannot have its clock stopped). Address enable bus 600 and address bus 610 provide CPU input to demultiplexer 620. The output of demultiplexer 620 35 is sent along SLEEPCS- and provided as input to OR gates 630,640. The other inputs to OR gates 630,640 are the I/O write control line and the I/O read control line, respectively. The outputs of these gates, in addition to NOR gate 650, are applied to D flip flop 660 to decode the port. "INTR" is the 40 interrupt input from the I/O port (peripherals) into NOR gate 650, which causes the logic hardware to switch back to the high speed clock. The output of flip flop 660 is then fed, along with the output from OR gate 630, to tristate buffer 670 to enable it to read back what is on the port. All of the 45 above-identified hardware is used by the read/write I/O port (peripherals) to select the power saving "Sleep" operation. The output "SLOW-" is equivalent to "SLEEP" in FIG. 2, and is inputted to flip flop 680, discussed later.

The output of SLEEP CLOCK oscillator 690 is divided 50 into two slower clocks by D flip flops 700,710. In the particular implementation shown in FIG. 4, 16 MHz sleep clock oscillator 690 is divided into 4 MHz and 8 MHZ clocks. Jumper J1 selects which clock is to be the "SLEEP CLOCK"

In this particular implementation, high speed clock oscillator 720 is a 32 MHz oscillator, although this particular speed is not a requirement of the present invention. The 32 MHz oscillator is put in series with a resistor (for the implementation shown, 33 ohms), which is in series with 60 two parallel capacitors (10 pF). The result of such oscillations is tied to the clocks of D flip flops 730,740.

D flip flops 680,730,740 are synchronizing flip flops; 680,730 were not shown in the simplified sleep hardware of FIG. 2. These flip flops are used to ensure the clock switch 65 program installed on said processor. occurs only on clock edge. As can be seen in FIG. 4, as with flip flop 500 of FIG. 2, the output of flip flop 740 either

12

activates OR gate 750 or OR gate 760, depending upon whether the CPU is to sleep ("FASTEN-") or awaken ("SLOWEN-").

OR gates 750,760 and AND gate 770 are the functional equivalents to the AND/OR selector of FIG. 2. They are responsible for selecting either the "slowclk" (slow clock, also known as SLEEP CLOCK) or high speed clock (designated as 32 MHz on the incoming line). In this implementation, the Slow clock is either 4 MHz or 8 MHz, depending upon jumper J1, and the high speed clock is 32 MHz. The output of AND gate 770 (ATUCLK) establishes the rate of the CPU clock, and is the equivalent of CPU CLOCK of FIG. 2.

Consider now FIG. 5, which depicts a schematic of another actual sleep hardware implementation for a system such as the Intel 80286 (CPU can have its clock stopped) The Western Digital FE3600 VLSI is used for the speed switching with a special external PAL 780 to control the interrupt gating which wakes up the CPU on any interrupt. The software power conservation according to the present invention monitors the interrupt acceptance, activating the next P(i)deltaT, interval after the interrupt.

Any interrupt request to the CPU will return the system to normal operation. An interrupt request ("INTRQ") to the CPU will cause the PAL to issue a Wake Up signal on the enables the CPU and the DMA clocks to bring the system back to its normal state. This is the equivalent of the "INTERRUPT-" of FIG. 2. Interrupt Request is synchronized to avoid confusing the state machine so that Interrupt (INTDET) will only be detected while the cycle is active. The rising edge of RESCPU will wake up the FE 3001 which in turn releases the whole system from the Sleep

Implementation for the 386SX is different only in the external hardware and software power conservation loop. The software loop will set external hardware to switch to the high speed clock on interrupt prior to vectoring the interrupt. Once return is made to the power conservation software, the high speed clock cycle will be detected and the hardware will be reset for full clock operation.

Implementation for OS/2 uses the "do nothing" loop programmed as a THREAD running in background operation with low priority. Once the THREAD is activated, the CPU sleep, or low speed clock, operation will be activated until an interrupt occurs thereby placing the CPU back to the original clock rate.

Although interrupts have been employed to wake up the CPU in the preferred embodiment of the present invention, it should be realized that any periodic activity within the system, or applied to the system, could also be used for the same function.

While several implementations of the preferred embodiment of the invention has been shown and described, various modifications and alternate embodiments will occur to those skilled in the art. Accordingly, it is intended that the invention be limited only in terms of the appended claims.

We claim:

- 1 An apparatus, comprising:
- a processor having a monitor for measuring the relative amount of idle time within said processor, results of said measuring being used by said processor for providing a signal for circuitry for selectively modifying a clock signal being sent to said processor.
- 2. The apparatus of claim 1, wherein said monitor is a
- 3. The apparatus of claim 1, wherein said circuitry is external to said processor.

25

13

- 4. An apparatus, comprising:
- a processor having a monitor for measuring the relative amount of idle time within said processor, results of said measuring being used by said processor for providing a signal for circuitry for selectively modifying a 5 clock signal being sent to said processor in response to usage of said processor being below a preselected level.
- 5. An apparatus, comprising:
- a processor having a monitor for measuring the relative amount of idle time within said processor, results of 10 said measuring being used by said processor for providing a signal for circuitry for selectively modifying a clock signal being sent to said processor to reduce the idle time in said CPU.
- 6. The apparatus of claim 5, wherein said monitor inhibits 15 the modification of said clock signal while said processor is processing critical I/O.
- 7. The apparatus of claim 5, wherein said processor sends signals to the circuitry requesting the circuitry to demodify the clock signal being sent to the processor in response to 20 said monitor detecting a critical I/O request.
- 8. The apparatus of claim 1, wherein said monitor is self-tuning.
- 9. The apparatus of claim 8, wherein said monitor uses a control system of continuous feedback loops.
 - 10. An apparatus, comprising:
 - a processor having a monitor for measuring the relative amount of idle time within said processor, results of said measuring being used by said processor for providing a signal for circuitry for selectively modifying a 30 clock signal being sent to said processor to minimize the relative amount of idle time in said processor.
 - 11. An apparatus, comprising:
 - a processor having a monitor for measuring the relative amount of activity time within said processor, results of 35 said measuring being used by said processor for providing a signal for circuitry for selectively modifying a clock signal being sent to said processor.

12. The apparatus of claim 11, wherein said monitor inhibits the modification of said clock signal while said $_{40}$ processor is processing critical I/O.

- 13. The apparatus of claim 11, wherein said processor sends signals to the circuitry requesting the circuitry to demodify the clock signal being sent to the processor in response to said monitor detecting a critical I/O request.
- 14. The apparatus of claim 11, wherein said monitor is
- 15. The apparatus of claim 14, wherein said monitor uses a control system of continuous feedback loops.
- 16. The apparatus of claim 11, wherein said monitor is a 50 program installed on said processor.
- 17. The apparatus of claim 11, wherein said circuitry is external to said processor.
 - 18. An apparatus, comprising:
 - a processor having a monitor for measuring the relative 55 amount of activity time within said processor, results of said measuring being used by said processor for providing a signal for circuitry for selectively modifying a clock signal being sent to said processor in response to usage of said processor being below a preselected level. 60
 - 19. An apparatus, comprising:
 - a processor having a monitor for measuring the relative amount of activity time within said processor, results of said measuring being used by said processor for providing a signal for circuitry for selectively modifying a 65 clock signal being sent to said processor to control the amount of activity time in said processor.

- 20. An apparatus, comprising:
- a processor having a monitor for measuring the relative amount of activity time within said processor, results of said measuring being used by said processor for providing a signal for circuitry for selectively modifying a clock signal being sent to said processor to optimize the activity time within said CPU in response to usage of said processor being below a preselected level.
- 21. An apparatus, comprising:
- a processor having a monitor for measuring the relative amount of idle time and activity time within said processor, results of said measuring being used by said processor for providing a signal for circuitry for selectively modifying a clock signal being sent to said processor.
- 22. The apparatus of claim 21, wherein said monitor is a program installed on said processor.
- 23. The apparatus of claim 21, wherein said circuitry is external to said processor.
 - 24. An apparatus, comprising:
 - a processor having a monitor for measuring the relative amount of idle time and activity time within said processor, results of said measuring being used by said processor for providing a signal for circuitry for selectively modifying a clock signal being sent to said processor in response to usage of said processor being below a preselected level.
 - 25. An apparatus, comprising:
- a processor having a monitor for measuring the relative amount of idle time and activity time within said processor, results of said measuring being used by said processor for providing a signal for circuitry for selectively modifying a clock signal being sent to said processor to control the amount of idle time and activity time in said CPU.
- 26. The apparatus of claim 25, wherein said monitor inhibits the modification of said clock signal while said processor is processing critical I/O.
- 27. The apparatus of claim 25, wherein said processor sends signals to the circuitry requesting the circuitry to demodify the clock signal being sent to the processor in response to said monitor detecting a critical I/O request.
- 28. The apparatus of claim 25, wherein said monitor is
- 29. The apparatus of claim 28, wherein said monitor uses a control system of continuous feedback loops.
 - 30. An apparatus, comprising:
 - a processor having a monitor for measuring the relative amount of idle time and activity time within said processor, results of said measuring being used by said processor for providing a signal for circuitry for selectively modifying a clock signal being sent to said processor to control the amount of idle time and activity time in said processor in response to a utilization percentage of said processor being below a preselected level.
 - 31. An apparatus, comprising:
 - a processor having a monitor for measuring the utilization of said processor, results of said measuring being used by said processor for providing a signal for circuitry for selectively modifying a clock signal being sent to said processor to control a utilization percentage of said processor.
 - 32. An apparatus, comprising:
 - a processor coupled to a clock and having a monitor for measuring the relative amount of idle time and activity

15

time within said processor, results of said measuring being used by said processor for providing a signal for circuitry for controlling periods of time said clock is in an OFF state, the length of said periods of time said clock is in an OFF state being appropriate to allow said 5 processor to operate at an efficient utilization percentage.

33. The apparatus of claim 32, wherein energy consumption in said processor is at a maximum when the length of each period of time said clock is in an OFF state is at zero. 10

34. The apparatus of claim 32, wherein energy consumption in said processor decreases as the length of each period of time said clock is in an OFF state increases.

35. The apparatus of claim 32, wherein said periods of time said clock is in an OFF state are constantly being adjusted to optimize said utilization percentage of said processor.

16

36. The apparatus of claim 32, wherein said OFF state represents the minimum clock rate at which said processor

can operate.

37. The apparatus of claim 32, wherein said minimum clock rate may be zero for processors that can have their clocks stopped.

38. Any one of claims 1, 4–15, 18–21, or 24–37, wherein said processor is a central processing unit (CPU).

* * * * *